Anzeige
Erschienen in:
2011 | OriginalPaper | Buchkapitel
3DES Implementation Based on FPGA
verfasst von : Fang Ren, Leihua Chen, Tao Zhang
Erschienen in: Emerging Research in Web Information Systems and Mining
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
In order to meet the demand of plenty continuous encrypting-deciphering, and meet the demand of enhancing the security of encrypting-deciphering algorithm, the fundamental technologies such as pipeline technology and finite state machine (FSM) are applied, 3DES encryption algorithm’s encryption chip’s circuit based on FPGA are designed and realized. On the platform of FPGA of Xilinx Virtex4 series, the ISE 10.1 development kits are used to realize the simulation confirmation and the logic synthesis. The result indicates that the 3DES cryptographic system’s speed is able to achieve 860.660Mbps and the encrypting-deciphering speed is greatly enhanced. The design could be used in network security products and other security equipment extensively.