Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Bücher
Zeitschriften
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
SLX-Digitalkonferenz: Zukunftswerkstatt 2024

Mehr Umsatz mit Top-Kontakten

Am 7. Mai erfahren Sie, wie Vertriebsteams Leadgenerierung, Leadnurturing und Leadstrategien effizient steuern können.
Erweiterte Suche
Anmelden
nach oben
Journal of Electronic Testing
Erschienen in: Journal of Electronic Testing 5/2020

21.08.2020

A Fault Verification Method Based on the Substitution Theorem and Voltage-Current Phase Relationship

verfasst von: Srdjan Djordjevic, Miroljub T. Pesic

Erschienen in: Journal of Electronic Testing | Ausgabe 5/2020

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This paper presents a new fault verification method for diagnosis of parametric faults in linear analog circuits. Although there has been much research on fault verification methods there are still some open problems, such as low testability and extensive computational procedures in the case of multiple faults. The proposed method is based on the substitution theorem. It deals with the branch currents and voltages as opposed to the standard branch fault verification method, which only considers the branch current deviations. In this way, both the magnitude and phase angle of the faulty currents are taken into consideration, allowing us to check the physical meaning of the faulty currents. The fault detection procedure is based on the frequency domain measurements and the use of the sinusoidal excitation. The presented approach enhances the diagnosability, reduces on-line computations and decreases the number of required test nodes by one. The feasibility of the method is demonstrated through measurement experiments.
Vorheriger Artikel TRAP-GATE: A Probabilistic Approach to Enhance Hardware Trojan Detection and its Game Theoretic Analysis
Nächster Artikel Design Development and Testing of High Performance Microwave Frequency Up-Converter

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Jetzt informieren
Weitere Produktempfehlungen anzeigen
Literatur
1.
Liu RW (2012) Testing and diagnosis of analog circuits and systems. Springer-Verlag New York Inc., USA
2.
Robotycki A, Zielonko R (2002) Fault diagnosis of analog piecewise linear circuits based on homotopy. IEEE Trans Instrum Meas 51(4):876–881CrossRef
3.
Tadeusiewicz M, Halgas S (2012) Multiple soft fault diagnosis of nonlinear circuits using the continuation method. J Elect Testing: Theory Appl (JETTA) 28(4):487–493CrossRef
4.
Worsman M, Wong MWT (2000) Non-linear analog circuit fault diagnosis with large change sensitivity. Int J Circuit Theory Appl 28(3):281–303CrossRef
5.
Fedi G, Giomi R, Luchetta A, Manetti S, Piccirilli M (1998) On the application of symbolic techniques to the multiple fault location in low testability analog circuits. IEEE Trans Circuits Syst II: Analog Digital Signal Process 45(10):1383–1388CrossRef
6.
Filippetti F, Artioli M (2002) Cycling verify: fault diagnosis for linear analog circuits based on symbolic calculus and interval algebra. In: Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference, 1, pp 589–594
7.
Tadeusiewicz M, Korzybski M (2000) A method for fault diagnosis in linear electronic circuits. Int J Circuit Theory Appl 28(3):245–262CrossRef
8.
Tadeusiewicz M, Hałgas S (2006) An algorithm for multiple fault diagnosis in analog circuits. Int J Circuit Theory Appl 34(6):607–615CrossRef
9.
Huang Z, Lin C, Liu R (1983) Node-fault diagnosis and a Design of Testability. IEEE Trans Circuits Syst 30(5):257–265MathSciNetCrossRef
10.
Wu Y, Tong BS (1990) The effective range of k-fault diagnosis of linear circuits. J Electron (China) 7(3):207–214CrossRef
11.
Sun Y (2008) Test and diagnosis of analogue, mixed-signal and RF integrated circuits: the system on chip approach, chapter 1. The Institute of Engineering and Technology, London, pp 1–36
12.
Sun Y (1988) Bilinear relations for fault diagnosis of linear circuits. Proceedings of CSEE and IEE Beijing Section National Conference on CAA and CAD, Zhejiang
13.
Yang C, Tian S, Liu Z, Huang J, Chen F (2013) Fault modeling on complex plane and tolerance handling methods for analog circuits. IEEE Trans Instrum Meas 62(10):2730–2738CrossRef
14.
Hong-zhi H, Shu-lin T, Hou-jun W, Cheng-lin Y (2013) Fault diagnosis of analog circuits based on Phasor circle model, vol 2. Proceedings of the IEEE 11th international conference on Electronic Measurement & Instruments, Harbin, pp 792–795
15.
Zhihua L, Liuchang L (2016) Soft-fault diagnostic method based on locus circle of steady-state node-voltage vector. Int J Circuit Theory Appl 44(2):342–363CrossRef
16.
Biernacki R, Bandler J (1981) Multiple-fault location of analog circuits. IEEE Trans Circuits Syst 28(5):361–367CrossRef
17.
Lin C, Huang Z, Liu RW (1983) Topological conditions for single-branch-fault. IEEE Trans Circuits Syst 30(6):376–381MathSciNetCrossRef
18.
Starzyk J, Bandler J (1983) Multiport approach to multiple-fault location in analog circuits. IEEE Trans Circuits Syst 30(10):762–765MathSciNetCrossRef
19.
Peng M, He Y, Tan Y, Huang H, Sheng X (2003) Line fault location in a distribution network based on K-fault diagnosis method, vol 1. Proceedings of IEEE International Conference on Robotics, Intelligent Systems and Signal Processing, Hunan, pp 571–575
20.
Huang JL, Cheng KT (2000) Test point selection for analog fault diagnosis of unpowered circuit boards. IEEE Trans Circuits Syst II: Analog Digital Signal Process 47(10):977–987CrossRef
21.
Lin CS, Liu RW (1981) Fault directory approach-a case study. In: Proceedings IEEE International Symposium on Circuits and Systems, Chicago, p 239–242
22.
Djordjevic S (2018) Analog circuit diagnosis based on the nullor concept and multiport description of the circuit. Analog Integr Circ Sig Process 95(1):141–149CrossRef
23.
Bandler J, Salama A (1985) Fault diagnosis of analog circuits. Proc IEEE 73(8):1279–1325CrossRef
24.
Jiang BL, Wey CL, Fan LJ (1988) Fault prediction for analog circuits. J Circuits Syst Signal Process 7(1):95–109MathSciNetCrossRef
25.
Fedi G, Manetti S, Piccirilli M, Starzyk J (1999) Determination of an optimum set of testable components in the fault diagnosis of analog linear circuits. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 46(7):779–787CrossRef
Metadaten
Titel
A Fault Verification Method Based on the Substitution Theorem and Voltage-Current Phase Relationship
verfasst von
Srdjan Djordjevic
Miroljub T. Pesic
Publikationsdatum
21.08.2020
Verlag
Springer US
Erschienen in
Journal of Electronic Testing / Ausgabe 5/2020
Print ISSN: 0923-8174
Elektronische ISSN: 1573-0727
DOI
https://doi.org/10.1007/s10836-020-05901-5

Weitere Artikel der Ausgabe 5/2020

Journal of Electronic Testing 5/2020 Zur Ausgabe

OriginalPaper

Design Development and Testing of High Performance Microwave Frequency Up-Converter

OriginalPaper

Formal Verification of ECCs for Memories Using ACL2

OriginalPaper

Thermal-aware Test Data Compression for System-on-Chip Based on Modified Bitmask Based Methods

OriginalPaper

Role of the Pulse Repetition Rate when Assessing Electromagnetic Immunity of Electronic Devices

OriginalPaper

Tipping Point Analysis of Electrical Resistance Data with Early Warning Signals of Failure for Predictive Maintenance

OriginalPaper

Soft Computing Techniques Based CAD Approach for Power Supply Noise Reduction in System-on-Chip

Neuer Inhalt

    Bildnachweise