Skip to main content
Erschienen in:

23.08.2024

A Novel and Voltage Resilient Design of Ultra-High-Speed Low Power Keeper Based Full Adder

verfasst von: Uma Sharma, Mansi Jhamb

Erschienen in: Circuits, Systems, and Signal Processing | Ausgabe 12/2024

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This research article introduces an innovative 1-bit full adder design, leveraging grounded keeper circuitry. To implement full adder, keeper based XOR-XNOR cell -based design approach is used. Achieving full swing output voltage is one of the critical challenges in the designing of full adder. In this paper 8-T XOR-XNOR cell is proposed and simulated using HSPICE software at 90 nm technology node. The introduction of keeper circuit, which decreases propagation delay and offer full output voltage swing, is the primary focus of this research. Furthermore, this work puts forth an original design for a voltage-resilient ultra high-speed low-power keeper-based 1-bit full adder (UHSLPFA). Our research delves into a comprehensive comparison of various full adder designs, focusing on power dissipation (PWR), propagation delay (tp), and power-delay product (PDP). Notably, our proposed 20-T full adder design boasts notably reduced propagation delay and power consumption when compared to the existing counterparts. The envisioned application scope for this voltage-resilient ultra-high-speed-low-power keeper-based 1-bit full adder extends to the development of arithmetic logic units, multipliers, calculators, and graphical processing units. To gauge its voltage resilience, our proposed UHSLPFA is subjected to simulation across a range of supply voltages, from 0.6 to 1.5 V. This evaluation uncovers variations in PWR, tp, and PDP, showcasing the superior resilience of our design compared to contemporary state-of-the-art alternatives. The performance of the proposed full adder is also evaluated in 4-bit ripple carry adder.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

ATZelektronik

Die Fachzeitschrift ATZelektronik bietet für Entwickler und Entscheider in der Automobil- und Zulieferindustrie qualitativ hochwertige und fundierte Informationen aus dem gesamten Spektrum der Pkw- und Nutzfahrzeug-Elektronik. 

Lassen Sie sich jetzt unverbindlich 2 kostenlose Ausgabe zusenden.

ATZelectronics worldwide

ATZlectronics worldwide is up-to-speed on new trends and developments in automotive electronics on a scientific level with a high depth of information. 

Order your 30-days-trial for free and without any commitment.

Weitere Produktempfehlungen anzeigen
Literatur
1.
Zurück zum Zitat M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 718–721 (2011)CrossRef M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 718–721 (2011)CrossRef
3.
Zurück zum Zitat A.A. Angeline, V.S. Bhaaskaran, Domino logic keeper circuit design techniques: A review. J. Inst. Eng. (India): Ser. B 103(2), 669–679 (2021) A.A. Angeline, V.S. Bhaaskaran, Domino logic keeper circuit design techniques: A review. J. Inst. Eng. (India): Ser. B 103(2), 669–679 (2021)
24.
Zurück zum Zitat U. Sharma, M. Jhamb, A 0.7 V 0.144 µW frequency divider design with CNTFET-based master slave D-flip flop, in Micro and Nanoelectronics Devices, Circuits and Systems. Lecture Notes in Electrical Engineering. ed. by T.R. Lenka, D. Misra, A. Biswas (Springer, Singapore, 2021), pp.387–395. https://doi.org/10.1007/978-981-16-3767-4_37CrossRef U. Sharma, M. Jhamb, A 0.7 V 0.144 µW frequency divider design with CNTFET-based master slave D-flip flop, in Micro and Nanoelectronics Devices, Circuits and Systems. Lecture Notes in Electrical Engineering. ed. by T.R. Lenka, D. Misra, A. Biswas (Springer, Singapore, 2021), pp.387–395. https://​doi.​org/​10.​1007/​978-981-16-3767-4_​37CrossRef
Metadaten
Titel
A Novel and Voltage Resilient Design of Ultra-High-Speed Low Power Keeper Based Full Adder
verfasst von
Uma Sharma
Mansi Jhamb
Publikationsdatum
23.08.2024
Verlag
Springer US
Erschienen in
Circuits, Systems, and Signal Processing / Ausgabe 12/2024
Print ISSN: 0278-081X
Elektronische ISSN: 1531-5878
DOI
https://doi.org/10.1007/s00034-024-02830-y