Skip to main content
Erschienen in: Artificial Life and Robotics 2/2020

28.02.2020 | Original Article

A performance evaluation of read/write burst transfer by high-level synthesizable software for the alpha blending processing

verfasst von: Yuki Yamagata, Akira Yamawaki

Erschienen in: Artificial Life and Robotics | Ausgabe 2/2020

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

High-level synthesis, HLS is a technology to convert the software into the hardware automatically. It is expected as a technology that can greatly reduce the load of the hardware development. However, the current HLS that cannot convert the software not considered the hardware configuration into the optimum hardware. One of characteristics of the hardware to be considered is the burst transfer of memory access. In this paper, we evaluate the burst transfer with a subject of alpha blending processing as a theme. It is necessary to describe the program, so that the HLS tool can implicitly infer the burst transfer, because HLS tool does not have a pragma designating the burst transfer. We consider the description method of the program to infer the burst transfer and clarify the influence of read/write burst transfer on alpha blending.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Karam R, Puri R, Bhunia S (2016) Energy-efficient adaptive hardware accelerator for text mining application Kernels. IEEE Trans Very Large Scale Integr Syst 24(12):3526–3537CrossRef Karam R, Puri R, Bhunia S (2016) Energy-efficient adaptive hardware accelerator for text mining application Kernels. IEEE Trans Very Large Scale Integr Syst 24(12):3526–3537CrossRef
2.
Zurück zum Zitat Lin S-H, Chen P-Y, Lin Y-N (2017) Hardware design of low-power high-throughput sorting unit. IEEE Trans Comput 66(8):1383–1395MathSciNetCrossRef Lin S-H, Chen P-Y, Lin Y-N (2017) Hardware design of low-power high-throughput sorting unit. IEEE Trans Comput 66(8):1383–1395MathSciNetCrossRef
3.
Zurück zum Zitat Mora-Gutiérrez JM, Jiménez-Fernández CJ, Valencia-Barrero M (2017) Multiradix trivium implementations for low-power IoT hardware. IEEE Trans Very Large Scale Integr Syst 25(12):3401–3405CrossRef Mora-Gutiérrez JM, Jiménez-Fernández CJ, Valencia-Barrero M (2017) Multiradix trivium implementations for low-power IoT hardware. IEEE Trans Very Large Scale Integr Syst 25(12):3401–3405CrossRef
4.
Zurück zum Zitat Nane R, Sima V-M, Olivier B, Meeuws R, Yankova Y, Bertels K (2012) DWARV 2.0: a CoSy-based C-to-VHDL hardware compiler. In: Proceedings of 22nd international conference on field programmable logic and applications, Oslo, Norway, 29–31 August 2012, pp 619–622 Nane R, Sima V-M, Olivier B, Meeuws R, Yankova Y, Bertels K (2012) DWARV 2.0: a CoSy-based C-to-VHDL hardware compiler. In: Proceedings of 22nd international conference on field programmable logic and applications, Oslo, Norway, 29–31 August 2012, pp 619–622
5.
Zurück zum Zitat Pilato C, Ferrandi F (2013) Bambu: a modular framework for the high level synthesis of memory-intensive applications. In: Proceedings of 23rd international conference on field programmable logic and application, Porto, Portugal, 2–4 September 2013, pp 1–4 Pilato C, Ferrandi F (2013) Bambu: a modular framework for the high level synthesis of memory-intensive applications. In: Proceedings of 23rd international conference on field programmable logic and application, Porto, Portugal, 2–4 September 2013, pp 1–4
6.
Zurück zum Zitat Canis A, Choi J, Aldham M, Zhang V, Kammoona A, Anderson JH, Brown S, Czajkowski T (2011) LegUp: high-level synthesis for FPGA-based processor/accelerator systems. In: Proceedings of the 19th ACM/SIGDA international symposium on field programmable gate arrays, Monterey, CA, USA, 27 February–1 March 2011, pp 33–36 Canis A, Choi J, Aldham M, Zhang V, Kammoona A, Anderson JH, Brown S, Czajkowski T (2011) LegUp: high-level synthesis for FPGA-based processor/accelerator systems. In: Proceedings of the 19th ACM/SIGDA international symposium on field programmable gate arrays, Monterey, CA, USA, 27 February–1 March 2011, pp 33–36
7.
Zurück zum Zitat Yamagata Y, Yamawaki A (2018) A consideration to develop a high-level synthesizable software game library. In: Proceedings of the 6th IIAE international conference on industrial application engineering 2018, pp 202–205 Yamagata Y, Yamawaki A (2018) A consideration to develop a high-level synthesizable software game library. In: Proceedings of the 6th IIAE international conference on industrial application engineering 2018, pp 202–205
Metadaten
Titel
A performance evaluation of read/write burst transfer by high-level synthesizable software for the alpha blending processing
verfasst von
Yuki Yamagata
Akira Yamawaki
Publikationsdatum
28.02.2020
Verlag
Springer Japan
Erschienen in
Artificial Life and Robotics / Ausgabe 2/2020
Print ISSN: 1433-5298
Elektronische ISSN: 1614-7456
DOI
https://doi.org/10.1007/s10015-020-00590-x

Weitere Artikel der Ausgabe 2/2020

Artificial Life and Robotics 2/2020 Zur Ausgabe

Neuer Inhalt