Skip to main content
Erschienen in: The Journal of Supercomputing 3/2014

01.09.2014

Achieving spilling-friendly register file assignment for highly distributed register files

Erschienen in: The Journal of Supercomputing | Ausgabe 3/2014

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Distributed register file architectures divide registers into multiple sets, and it follows that the register files could be small. This can increase the frequency of spilling if register allocation encounters high register pressure, which will reduce the performance. That is, there is extra spilling to handle the pressure and results in performance decline. One of the factors that can produce high pressure is improper register file assignment. Register file assignment is a phase that assigns virtual registers to suitable register files and avoids communication costs. To reduce spilling in the phase of register file assignment, this paper proposes the SPIlling-FRiendly (SPIFR) method, which attempts to improve spilling by estimating the spilling cost from two aspects: assignment and spilling. We used MiBench and EEMBC benchmarks in experiments performed with the Open64-based compiler and a cycle-accurate instruction set simulator. The MiBench experimental results show that the SPIFR method improved the average cycle counts of the benchmarks by 6.0 %. For the kernels of the benchmarks, the method improved the average cycle counts by 20.5 % and reduced the average spilling ratio by 19.0 %. The results on the EEMBC benchmarks indicate that the method improved the cycle counts with the average speedup of 7.0 %, the speedup average of the kernel functions was 11.3 %, and the average reduction in the spilling ratio was 11.7 %, respectively. We conclude that the SPIFR method can reduce spilling and increase the performance.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Capitanio A, Dutt N, Nicolau A (1992) Partitioned register files for VLIW’s: a preliminary analysis of tradeoffs. In: Proceedings of the 25th annual international symposium on microarchitecture (MICRO-25), pp 292–300, Portland, OR, 1–4 December 1992 Capitanio A, Dutt N, Nicolau A (1992) Partitioned register files for VLIW’s: a preliminary analysis of tradeoffs. In: Proceedings of the 25th annual international symposium on microarchitecture (MICRO-25), pp 292–300, Portland, OR, 1–4 December 1992
2.
Zurück zum Zitat TIC6 Tms320c64x Technical Overview. Technical report, Texas Instruments, February 2000 TIC6 Tms320c64x Technical Overview. Technical report, Texas Instruments, February 2000
3.
Zurück zum Zitat CEVA Ceva-x1620 Datasheet. Technical report, CEVA Inc., 2004 CEVA Ceva-x1620 Datasheet. Technical report, CEVA Inc., 2004
4.
Zurück zum Zitat Gebhart M, Keckler SW, Dally WJ (2011) A compile-time managed multi-level register file hierarchy. In: Proceedings of the 44th annual IEEE/ACM international symposium on microarchitecture, pp 465–476 Gebhart M, Keckler SW, Dally WJ (2011) A compile-time managed multi-level register file hierarchy. In: Proceedings of the 44th annual IEEE/ACM international symposium on microarchitecture, pp 465–476
5.
Zurück zum Zitat Chang D, Baron M (2004) Taiwan’s Roadmap to leadership in design. Microprocessor report, In-Stat/MDR Chang D, Baron M (2004) Taiwan’s Roadmap to leadership in design. Microprocessor report, In-Stat/MDR
6.
Zurück zum Zitat Lin Y-C, You Y-P, Lee JK (2006) Register Allocation for VLIW DSP Processors with Irregular Register Files. In: International workshop on compilers for parallel computing, January 2006 Lin Y-C, You Y-P, Lee JK (2006) Register Allocation for VLIW DSP Processors with Irregular Register Files. In: International workshop on compilers for parallel computing, January 2006
7.
Zurück zum Zitat Lin Y-C, You Y-P, Lee JK (2007) PALF: compiler supports for irregular register files in clustered VLIW DSP processors. Concurr Comput: Pract Exp 19:1–16CrossRefMATH Lin Y-C, You Y-P, Lee JK (2007) PALF: compiler supports for irregular register files in clustered VLIW DSP processors. Concurr Comput: Pract Exp 19:1–16CrossRefMATH
8.
Zurück zum Zitat You Y-P, Lee C-R, Lee JK (2006) Compilers for leakage power reductions. ACM Trans Des Autom Electr Syst 11(1):147–166CrossRef You Y-P, Lee C-R, Lee JK (2006) Compilers for leakage power reductions. ACM Trans Des Autom Electr Syst 11(1):147–166CrossRef
9.
Zurück zum Zitat You Y-P, Huang C-W, Lee JK (2005) A Sink-N-Hoist framework for leakage power reduction. ACM EMSOFT, September 2005 You Y-P, Huang C-W, Lee JK (2005) A Sink-N-Hoist framework for leakage power reduction. ACM EMSOFT, September 2005
10.
Zurück zum Zitat Chen P-S, Hwang Y-S, Ju RD-C, Lee JK (October 2004) Interprocedural probabilistic pointer analysis. IEEE Trans Parallel Distrib Syst 15(10):893–907 Chen P-S, Hwang Y-S, Ju RD-C, Lee JK (October 2004) Interprocedural probabilistic pointer analysis. IEEE Trans Parallel Distrib Syst 15(10):893–907
11.
Zurück zum Zitat Lu C-H, Lin Y-C, You Y-P, Lee JK (2007) A local-conscious global register allocator for VLIW DSP processors with distributed register files. In: International workshop on compilers for parallel computing, January 2007 Lu C-H, Lin Y-C, You Y-P, Lee JK (2007) A local-conscious global register allocator for VLIW DSP processors with distributed register files. In: International workshop on compilers for parallel computing, January 2007
12.
Zurück zum Zitat Lu C-H, Lin Y-C, You Y-P, Lee JK (2009) LC-GRFA: global register file assignment with local consciousness for VLIW DSP processors with non-uniform register files. Concurr Comput Pract Exp 21(1):101–114CrossRef Lu C-H, Lin Y-C, You Y-P, Lee JK (2009) LC-GRFA: global register file assignment with local consciousness for VLIW DSP processors with non-uniform register files. Concurr Comput Pract Exp 21(1):101–114CrossRef
13.
Zurück zum Zitat Lin Y-C, Tang C-L, Wu C-J, Hung M-Y, You Y-P, Moo Y-C, Chen S-Y, Lee JK (2005) Compiler supports and optimizations for PAC VLIW DSP processors. In: Proceedings of the 18th international workshop on languages and compilers for parallel computing Lin Y-C, Tang C-L, Wu C-J, Hung M-Y, You Y-P, Moo Y-C, Chen S-Y, Lee JK (2005) Compiler supports and optimizations for PAC VLIW DSP processors. In: Proceedings of the 18th international workshop on languages and compilers for parallel computing
14.
Zurück zum Zitat Lu F, Wang L, Feng X, Li Z, Zhang Z (2008) Exploiting idle register classes for fast spill destination. In: Proceedings of the 22nd annual international conference on supercomputing (Island of Kos, Greece, June 07–12, 2008) Lu F, Wang L, Feng X, Li Z, Zhang Z (2008) Exploiting idle register classes for fast spill destination. In: Proceedings of the 22nd annual international conference on supercomputing (Island of Kos, Greece, June 07–12, 2008)
15.
Zurück zum Zitat Wu C-J, Lu C-H, JK Lee (2009) Expression rematerialization for VLIW DSP processors with distributed register file. In: 14th Workshop on compilers for parallel computing (CPC 2009), Zurich, Switzerland, January 2009 Wu C-J, Lu C-H, JK Lee (2009) Expression rematerialization for VLIW DSP processors with distributed register file. In: 14th Workshop on compilers for parallel computing (CPC 2009), Zurich, Switzerland, January 2009
16.
Zurück zum Zitat Chaitin GJ, Auslander MA, Chandra AK, Cocke J, Hopkins ME, Markstein PW (1981) Register allocation via coloring. Comput Lang 6:47–57CrossRef Chaitin GJ, Auslander MA, Chandra AK, Cocke J, Hopkins ME, Markstein PW (1981) Register allocation via coloring. Comput Lang 6:47–57CrossRef
17.
Zurück zum Zitat Chaitin GJ (1982) Register allocation and spilling via graph coloring. In: Proceedings of the ACM SIGPLAN 1982 symposium on compiler, construction, pp 201–207 Chaitin GJ (1982) Register allocation and spilling via graph coloring. In: Proceedings of the ACM SIGPLAN 1982 symposium on compiler, construction, pp 201–207
18.
Zurück zum Zitat Bernstein D, Goldin DQ, Golumbic MC, Krawczyk H, Mansour Y, Nahshon I, Pinter RY (1989) Spill code minimization techniques for optimizing compilers. In: Conference on programming language design and implementation Bernstein D, Goldin DQ, Golumbic MC, Krawczyk H, Mansour Y, Nahshon I, Pinter RY (1989) Spill code minimization techniques for optimizing compilers. In: Conference on programming language design and implementation
19.
Zurück zum Zitat Briggs P (1992) Register allocation via graph coloring. Doctoral Thesis, Rice University, Houston, TX Briggs P (1992) Register allocation via graph coloring. Doctoral Thesis, Rice University, Houston, TX
20.
Zurück zum Zitat Briggs P, Cooper KD, Torczon L (1994) Improvements to graph coloring register allocation. ACM Trans Program Lang Syst (TOPLAS) 16(3):428–455CrossRef Briggs P, Cooper KD, Torczon L (1994) Improvements to graph coloring register allocation. ACM Trans Program Lang Syst (TOPLAS) 16(3):428–455CrossRef
21.
Zurück zum Zitat Kolte P, Harrold MJ (1993) Load/store range analysis for global register allocation. In: Proceedings of programming language design and implementation Kolte P, Harrold MJ (1993) Load/store range analysis for global register allocation. In: Proceedings of programming language design and implementation
22.
Zurück zum Zitat Bergner P, Dahl P, Engebretsen D, O’Keefe M (1997) Spill code minimization via interference region spilling. In: Proceedings of programming language design and implementation Bergner P, Dahl P, Engebretsen D, O’Keefe M (1997) Spill code minimization via interference region spilling. In: Proceedings of programming language design and implementation
23.
Zurück zum Zitat Koseki A, Komatsu H, T Nakitani (2003) Spill code minimization by spill code motion. In: Proceedings of parallel architectures and compilation techniques Koseki A, Komatsu H, T Nakitani (2003) Spill code minimization by spill code motion. In: Proceedings of parallel architectures and compilation techniques
24.
Zurück zum Zitat Ellis JR (1986) Bulldog: A compiler for VLIW Architectures. MIT Press, Cambridge Ellis JR (1986) Bulldog: A compiler for VLIW Architectures. MIT Press, Cambridge
25.
Zurück zum Zitat Capitanio A, Dutt N, Nicolau A (1993) Design considerations for limited connectivity VLIW architectures. Technical, Report TR59-92 Capitanio A, Dutt N, Nicolau A (1993) Design considerations for limited connectivity VLIW architectures. Technical, Report TR59-92
26.
Zurück zum Zitat Ozer E, Banerjia S, Conte TM (1998) Unified assign and schedule: a new approach to scheduling for clustered register files micro architectures. In: Proceedings of the 31st annual international symposium on microarchitecture Ozer E, Banerjia S, Conte TM (1998) Unified assign and schedule: a new approach to scheduling for clustered register files micro architectures. In: Proceedings of the 31st annual international symposium on microarchitecture
27.
Zurück zum Zitat Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB (2001) MiBench: a free, commercially representative embedded benchmark suite. Workload characterization, 2001. WWC-4. 2001 IEEE International Workshop on Publication Date: 2 Dec. 2001 Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB (2001) MiBench: a free, commercially representative embedded benchmark suite. Workload characterization, 2001. WWC-4. 2001 IEEE International Workshop on Publication Date: 2 Dec. 2001
29.
Zurück zum Zitat Wu C-J, Chen S-Y, Lee JK (2006) Copy propagation optimizations for VLIW DSP processors with distributed register files. In: Proceedings of the 19th international workshop on languages and compilers for parallel computing Wu C-J, Chen S-Y, Lee JK (2006) Copy propagation optimizations for VLIW DSP processors with distributed register files. In: Proceedings of the 19th international workshop on languages and compilers for parallel computing
30.
Zurück zum Zitat Chen C-K, Tseng L-H, Chen S-C, Lin Y-J, You Y-P, Lu C-H, Lee JK (2007) Enabling compiler flow for embedded VLIW DSP processors with distributed register files. ACM SIGPLAN Notices, vol 42, No. 7, pp 146–148 (ACM LCTES 2007 Issue) Chen C-K, Tseng L-H, Chen S-C, Lin Y-J, You Y-P, Lu C-H, Lee JK (2007) Enabling compiler flow for embedded VLIW DSP processors with distributed register files. ACM SIGPLAN Notices, vol 42, No. 7, pp 146–148 (ACM LCTES 2007 Issue)
Metadaten
Titel
Achieving spilling-friendly register file assignment for highly distributed register files
Publikationsdatum
01.09.2014
Erschienen in
The Journal of Supercomputing / Ausgabe 3/2014
Print ISSN: 0920-8542
Elektronische ISSN: 1573-0484
DOI
https://doi.org/10.1007/s11227-014-1181-2

Weitere Artikel der Ausgabe 3/2014

The Journal of Supercomputing 3/2014 Zur Ausgabe