Anzeige
Erschienen in:
2020 | OriginalPaper | Buchkapitel
Adiabatic Design Implementation of Digital Circuits for Low Power Applications
verfasst von : Bhavika Mani, Shaloo Gupta, Hemant Kumar
Erschienen in: Micro-Electronics and Telecommunication Engineering
Verlag: Springer Singapore
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Abstract
This paper presents the comparative analysis of average power dissipation for conventional CMOS and different adiabatic logic techniques like efficient charge recovery logic (ECRL) and positive feedback adiabatic logic (PFAL) based digital circuits like inverter, NAND, NOR, 2:1 MUX, EXOR, and full adder. These circuits are based on reversible logic that works on AC power supply which can be trapezoidal or sinusoidal voltage source. The analysis of average power and delay is carried out at 180, 90, and 45 nm technology files for different frequencies. The result shows the significant reduction in power dissipation up to 26, 36, 16, 59, 73, 99% for inverter, NAND gate, NOR gate, EXOR gate, 2:1 MUX, and full adder circuits, respectively with adiabatic logic comparatively CMOS within specified frequency range of 1 kHz to 1 MHz and also manifests till what extent the power can be reduced so as to avoid degradation in performance. The design and simulation are performed on cadence virtuoso EDA tool.