Skip to main content

2018 | OriginalPaper | Buchkapitel

4. Amplification

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

For the noise-limited ADC, in order to achieve high SNR, the residue amplification is normally required to amplify the conversion residue and improve the accuracy. First, three approaches of residue amplification are presented, and they are opamp-based amplification, comparator-based amplification, and open-loop dynamic amplifier. Since the opamp-based amplification still plays a critical role in the data conversion, we talk about how to provide an opamp for a low-power and high-performance ADC in the following sections. On one hand, we focus on the circuit techniques that assist in relaxing the requirements of the opamp. On the other hand, the opamp design is depicted and a hybrid opamp is introduced in detail. At the end of the chapter, we sum up the residue amplification for the power-efficient and high-performance ADC.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat J.K. Fiorenza, T. Sepke, P. Holloway, C.G. Sodini, H.S. Lee, Comparator-based switched-capacitor circuits for scaled cmos technologies. IEEE J. Solid-State Circuits 41, 2658–2668 (2006)CrossRef J.K. Fiorenza, T. Sepke, P. Holloway, C.G. Sodini, H.S. Lee, Comparator-based switched-capacitor circuits for scaled cmos technologies. IEEE J. Solid-State Circuits 41, 2658–2668 (2006)CrossRef
2.
Zurück zum Zitat H. Huang, S. Sarkar, B. Elies, Y. Chiu, 28.4 a 12b 330ms/s pipelined-sar adc with pvt-stabilized dynamic amplifier achieving lt;1db sndr variation, in 2017 IEEE International Solid-State Circuits Conference (ISSCC), Feb 2017, pp. 472–473 H. Huang, S. Sarkar, B. Elies, Y. Chiu, 28.4 a 12b 330ms/s pipelined-sar adc with pvt-stabilized dynamic amplifier achieving lt;1db sndr variation, in 2017 IEEE International Solid-State Circuits Conference (ISSCC), Feb 2017, pp. 472–473
3.
Zurück zum Zitat T.B. Cho, P.R. Gray, A 10 b, 20 msample/s, 35 mw pipeline a/d converter. IEEE J. Solid-State Circuits 30, 166–172 (1995)CrossRef T.B. Cho, P.R. Gray, A 10 b, 20 msample/s, 35 mw pipeline a/d converter. IEEE J. Solid-State Circuits 30, 166–172 (1995)CrossRef
4.
Zurück zum Zitat S.H. Lewis, Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 39, 516–523 (1992)CrossRef S.H. Lewis, Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 39, 516–523 (1992)CrossRef
5.
Zurück zum Zitat P.C. Yu, H.-S. Lee, A 2.5-v, 12-b, 5-msample/s pipelined cmos adc. IEEE J. Solid-State Circuits 31, 1854–1861 (1996)CrossRef P.C. Yu, H.-S. Lee, A 2.5-v, 12-b, 5-msample/s pipelined cmos adc. IEEE J. Solid-State Circuits 31, 1854–1861 (1996)CrossRef
6.
Zurück zum Zitat B.-M. Min, P. Kim, F.W. Bowman, D.M. Boisvert, A.J. Aude, A 69-mw 10-bit 80-msample/s pipelined cmos adc. IEEE J. Solid-State Circuits 38, 2031–2039 (2003)CrossRef B.-M. Min, P. Kim, F.W. Bowman, D.M. Boisvert, A.J. Aude, A 69-mw 10-bit 80-msample/s pipelined cmos adc. IEEE J. Solid-State Circuits 38, 2031–2039 (2003)CrossRef
7.
Zurück zum Zitat K. Nagaraj, T. Viswanathan, K. Singhal, J. Vlach, Switched-capacitor circuits with reduced sensitivity to amplifier gain. IEEE Trans. Circuits Syst. 34, 571–574 (1987)CrossRef K. Nagaraj, T. Viswanathan, K. Singhal, J. Vlach, Switched-capacitor circuits with reduced sensitivity to amplifier gain. IEEE Trans. Circuits Syst. 34, 571–574 (1987)CrossRef
8.
Zurück zum Zitat B.R. Gregoire, U.K. Moon, An over-60 db true rail-to-rail performance using correlated level shifting and an opamp with only 30 db loop gain. IEEE J. Solid-State Circuits 43, 2620–2630 (2008)CrossRef B.R. Gregoire, U.K. Moon, An over-60 db true rail-to-rail performance using correlated level shifting and an opamp with only 30 db loop gain. IEEE J. Solid-State Circuits 43, 2620–2630 (2008)CrossRef
9.
Zurück zum Zitat B. Hershberg, T. Musah, S. Weaver, U.K. Moon, The effect of correlated level shifting on noise performance in switched capacitor circuits, in 2012 IEEE International Symposium on Circuits and Systems, May 2012, pp. 942–945 B. Hershberg, T. Musah, S. Weaver, U.K. Moon, The effect of correlated level shifting on noise performance in switched capacitor circuits, in 2012 IEEE International Symposium on Circuits and Systems, May 2012, pp. 942–945
10.
Zurück zum Zitat H.V. de Vel, B. Buter, H. van der Ploeg, M. Vertregt, G. Geelen, E. Paulus, A 1.2 v 250 mw 14 b 100 ms/s digitally calibrated pipeline adc in 90 nm cmos, in 2008 IEEE Symposium on VLSI Circuits, June 2008, pp. 74–75 H.V. de Vel, B. Buter, H. van der Ploeg, M. Vertregt, G. Geelen, E. Paulus, A 1.2 v 250 mw 14 b 100 ms/s digitally calibrated pipeline adc in 90 nm cmos, in 2008 IEEE Symposium on VLSI Circuits, June 2008, pp. 74–75
11.
Zurück zum Zitat C. Yang, F. Li, W. Li, X. Wang, Z. Wang, An 85 mw 14-bit 150 ms/s pipelined adc with 71.3 db peak sndr in 130 nm cmos, in Solid-State Circuits Conference (A-SSCC), 2013 IEEE Asian, Nov 2013, pp. 85–88 C. Yang, F. Li, W. Li, X. Wang, Z. Wang, An 85 mw 14-bit 150 ms/s pipelined adc with 71.3 db peak sndr in 130 nm cmos, in Solid-State Circuits Conference (A-SSCC), 2013 IEEE Asian, Nov 2013, pp. 85–88
12.
Zurück zum Zitat B.G. Lee, B.M. Min, G. Manganaro, J.W. Valvano, A 14-b 100-ms/s pipelined adc with a merged sha and first mdac. IEEE J. Solid-State Circuits 43, 2613–2619 (2008)CrossRef B.G. Lee, B.M. Min, G. Manganaro, J.W. Valvano, A 14-b 100-ms/s pipelined adc with a merged sha and first mdac. IEEE J. Solid-State Circuits 43, 2613–2619 (2008)CrossRef
13.
Zurück zum Zitat B. Razavi, Design of Analog Cmos Integrated Circuits (McGraw-Hill Companies, New York, 2002) B. Razavi, Design of Analog Cmos Integrated Circuits (McGraw-Hill Companies, New York, 2002)
14.
Zurück zum Zitat W.M.C. Sansen, Analog Design Essentials (Springer, Netherlands, 2006) W.M.C. Sansen, Analog Design Essentials (Springer, Netherlands, 2006)
Metadaten
Titel
Amplification
verfasst von
Weitao Li
Fule Li
Zhihua Wang
Copyright-Jahr
2018
DOI
https://doi.org/10.1007/978-3-319-62012-1_4

Neuer Inhalt