Skip to main content

2018 | Supplement | Buchkapitel

Cache Reuse Aware Replacement Policy for Improving GPU Cache Performance

verfasst von : Dong Oh Son, Gwang Bok Kim, Jong Myon Kim, Cheol Hong Kim

Erschienen in: IT Convergence and Security 2017

Verlag: Springer Singapore

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The performance of computing systems has been improved significantly for several decades. However, increasing the throughput of recent CPUs (Central Processing Units) is restricted by power consumption and thermal issues. GPUs (Graphics Processing Units) are recognized as efficient computing platform with powerful hardware resources to support CPUs in computing systems. Unlike CPUs, there is a large number of CUDA (Compute Unified Device Architecture) cores in GPUs, hence, some cache blocks are referenced many times repeatedly. If those cache blocks reside in the cache for long time, hit rates can be improved. On the other hand, many cache blocks are referenced only once and never referenced again in the cache. These blocks waste cache memory space, resulting in reduced GPU performance. Conventional LRU replacement policy cannot consider the problems from non-reused cache blocks and frequently-reused cache blocks. In this paper, a new cache replacement policy based on the reuse pattern of cache blocks is proposed. The proposed cache replacement policy manages cache blocks by separating reused cache blocks and thrashing cache blocks. According to simulation results, the proposed cache reuse replacement policy can increase IPC by up to 4.4% compared to the conventional GPU architecture.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Buck, I., Foley, T., Horn, D., Sugerman, J., Fatahalian, K., Houston, M., Hanrahan, P.: Brook for GPUs: stream computing on graphics hardware. In: Proceedings of 31st Annual Conference on Computer Graphics, Los Angeles, pp. 777–786 (2004) Buck, I., Foley, T., Horn, D., Sugerman, J., Fatahalian, K., Houston, M., Hanrahan, P.: Brook for GPUs: stream computing on graphics hardware. In: Proceedings of 31st Annual Conference on Computer Graphics, Los Angeles, pp. 777–786 (2004)
3.
Zurück zum Zitat Owens, J.D., Luebke, D., Govindaraju, N., Harris, M., Kruger, J., Lefohn, A.E., Purcell, T.J: A survey of general-purpose computation on graphics hardware. In: Euro-graphics, pp. 21–25 (2005) Owens, J.D., Luebke, D., Govindaraju, N., Harris, M., Kruger, J., Lefohn, A.E., Purcell, T.J: A survey of general-purpose computation on graphics hardware. In: Euro-graphics, pp. 21–25 (2005)
4.
Zurück zum Zitat Yang, Y., Xiang, P., Mantor, M., Zhou, H.: CPU-assisted GPGPU on fused CPU-GPU architectures. In: High-Performance Computer Architecture, pp. 1–12 (2012) Yang, Y., Xiang, P., Mantor, M., Zhou, H.: CPU-assisted GPGPU on fused CPU-GPU architectures. In: High-Performance Computer Architecture, pp. 1–12 (2012)
5.
Zurück zum Zitat Lee, S.Y., Arunkumar, A., Wu, C.J.: Coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads. In: Proceedings of International Symposium on Computer Architecture, pp. 515–527 (2015) Lee, S.Y., Arunkumar, A., Wu, C.J.: Coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads. In: Proceedings of International Symposium on Computer Architecture, pp. 515–527 (2015)
6.
Zurück zum Zitat Kayiran, O., Nachiappan, N.C., Jog, A., Ausavarungnirun, R., Kandemir, M.T., Loh, G.H., Das, C.R.: Managing GPU Concurrency in Heterogeneous Architectures. In: Proceedings of International Symposium on Microarchitecture, Cambridge, vol. 43, pp. 114–126 (2015) Kayiran, O., Nachiappan, N.C., Jog, A., Ausavarungnirun, R., Kandemir, M.T., Loh, G.H., Das, C.R.: Managing GPU Concurrency in Heterogeneous Architectures. In: Proceedings of International Symposium on Microarchitecture, Cambridge, vol. 43, pp. 114–126 (2015)
7.
Zurück zum Zitat Wang, J., Rubin, N., Sidelnik, A., Yalamanchili, S.: Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs. In: Proceedings of International Symposium on Computer Architecture, pp. 528–540 (2015) Wang, J., Rubin, N., Sidelnik, A., Yalamanchili, S.: Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs. In: Proceedings of International Symposium on Computer Architecture, pp. 528–540 (2015)
8.
Zurück zum Zitat Liang, Y., Wang, Y., Sun, G.: Coordinated static and dynamic cache bypassing for GPUs. In: Proceedings of the International Symposium on High-Performance Computer Architecture, pp. 76–88 (2015) Liang, Y., Wang, Y., Sun, G.: Coordinated static and dynamic cache bypassing for GPUs. In: Proceedings of the International Symposium on High-Performance Computer Architecture, pp. 76–88 (2015)
9.
Zurück zum Zitat Singh, I., Shriraman, A., Fung, W.W., O’Connor, M., Aamodt, T.M: Cache coherence for GPU architectures. In: Proceedings of the International Symposium on High-Performance Computer Architecture, pp. 578–590 (2013) Singh, I., Shriraman, A., Fung, W.W., O’Connor, M., Aamodt, T.M: Cache coherence for GPU architectures. In: Proceedings of the International Symposium on High-Performance Computer Architecture, pp. 578–590 (2013)
10.
Zurück zum Zitat Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion policies for high performance caching. In: Proceedings of International Symposium on Computer architecture, vol. 35, pp. 381–391 (2007) Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion policies for high performance caching. In: Proceedings of International Symposium on Computer architecture, vol. 35, pp. 381–391 (2007)
11.
Zurück zum Zitat Jaleel, A., Theobald, K.B., Steely Jr., S.C., Emer, J.: High performance cache replacement using Re-Reference Interval Prediction (RRIP). In: Proceedings of International Symposium on Computer Architecture, pp. 60–71 (2010) Jaleel, A., Theobald, K.B., Steely Jr., S.C., Emer, J.: High performance cache replacement using Re-Reference Interval Prediction (RRIP). In: Proceedings of International Symposium on Computer Architecture, pp. 60–71 (2010)
12.
Zurück zum Zitat Goodrum, M.A., Trotter, M.J., Aksel, A., Acton, S.T., Skadron, K.: Parallelization of particle filter algorithms. In: Proceedings of the International Symposium Computer Architecture, pp. 139–149. Springer, Heidelberg (2010) Goodrum, M.A., Trotter, M.J., Aksel, A., Acton, S.T., Skadron, K.: Parallelization of particle filter algorithms. In: Proceedings of the International Symposium Computer Architecture, pp. 139–149. Springer, Heidelberg (2010)
14.
Zurück zum Zitat Bakhoda, A., Yuan, G.L., Fung, W.W., Wong, H., Aamodt, T.M.: Analyzing CUDA workloads using a detailed GPU simulator. In: Proceedings of International Symposium on Performance Analysis of Systems and Software, pp. 163–174. IEEE Press, Boston (2009) Bakhoda, A., Yuan, G.L., Fung, W.W., Wong, H., Aamodt, T.M.: Analyzing CUDA workloads using a detailed GPU simulator. In: Proceedings of International Symposium on Performance Analysis of Systems and Software, pp. 163–174. IEEE Press, Boston (2009)
Metadaten
Titel
Cache Reuse Aware Replacement Policy for Improving GPU Cache Performance
verfasst von
Dong Oh Son
Gwang Bok Kim
Jong Myon Kim
Cheol Hong Kim
Copyright-Jahr
2018
Verlag
Springer Singapore
DOI
https://doi.org/10.1007/978-981-10-6454-8_18