Abstract
Among hardware fault injection techniques involved in the validation of fault tolerant systems, pin-level fault injection is one of the more relevant techniques of the last years. The technique is suitable for injecting faults in the real system under test or in a prototype. Tools based on this technique are generic being possible the reusability of the tool. They are developed externally to the target causing no execution overhead on the system. This chapter presents a general overview about pin-level fault injection with a state of the art including the more remarkable features of the technique. Finally the tool AFIT developed by the Polytechnic University of Valencia (Spain), is described as a real implementation of the technique. Moreover, it presents an example about the methodology carried out in fault injection campaigns and the usability of the pin-level fault injection technique.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Gil, P., Blanc, S., Serrano, J.J. (2003). Pin-Level Hardware Fault Injection Techniques. In: Benso, A., Prinetto, P. (eds) Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation. Frontiers in Electronic Testing, vol 23. Springer, Boston, MA. https://doi.org/10.1007/0-306-48711-X_4
Download citation
DOI: https://doi.org/10.1007/0-306-48711-X_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7589-6
Online ISBN: 978-0-306-48711-8
eBook Packages: Springer Book Archive