Skip to main content

2001 | OriginalPaper | Buchkapitel

Chip Scale Package Technology

verfasst von : Puligandla Viswanadham, Tom Chung, Steven O. Dunford

Erschienen in: Area Array Interconnection Handbook

Verlag: Springer US

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

In the last three decades, many innovative microelectronics packaging and interconnection-related technologies, such as tape automated bonding (TAB), flip chip, multi-chip modules (MCMs), and ball grid arrays (BGAs), have been developed, applied, and demonstrated in a variety of electronic products. The demand for high-density, high-performance, high-function, portable consumer electronics continues almost undiminished. The ever-increasing demand for product performance, versatility, and miniaturization, resulted in significant advances in semiconductor device power, performance and pin count. These, in turn, have imposed significant challenges upon electronic companies to provide even more compact, cost-effective, and reliable products [1,2].

Metadaten
Titel
Chip Scale Package Technology
verfasst von
Puligandla Viswanadham
Tom Chung
Steven O. Dunford
Copyright-Jahr
2001
Verlag
Springer US
DOI
https://doi.org/10.1007/978-1-4615-1389-6_18

Neuer Inhalt