Weitere Kapitel dieses Buchs durch Wischen aufrufen
The buffer is a single-input device which has a gain of 1. CMOS buffer is formed by cascading two CMOS inverters back to back. Operation of one CMOS inverter is to invert the input signal to the opposite logic level. Thus a cascaded combination of two such circuits will bring back the input signal to the original level. This property of CMOS buffer is extremely helpful in signal restoration in communicating over long wires. Before we discuss CMOS buffer, we’ll have in-depth knowledge of CMOS inverter and then move to buffer . The inverter is truly the nucleus of all digital designs. Once its operation and properties are clearly understood, designing more intricate structures such as NAND gates, adders, multipliers, and microprocessors is greatly simplified. We can generate and analyze the behavior of these complex circuits completely by extrapolating the results obtained for inverters. This analysis of inverters can be extended to explain the behavior of more complex gates such as NAND, NOR, or XOR, which in turn form the building blocks for modules such as multipliers and processors.
Bitte loggen Sie sich ein, um Zugang zu diesem Inhalt zu erhalten
Sie möchten Zugang zu diesem Inhalt erhalten? Dann informieren Sie sich jetzt über unsere Produkte:
Rabaey, Jan M., Anantha P. Chandrakasan, and Borivoje Nikolic. Digital integrated circuits. Vol. 2. Englewood Cliffs: Prentice hall, 2002.
DeMassa, Thomas A., and Zack Ciccone. Digital integrated circuits. New York: Wiley, 1996.
Allen, Phillip E., and Douglas R. Holberg. CMOS analog circuit design. Oxford Univ. Press, 2002.
Weste, Neil HE, and Kamran Eshraghian. Principles of CMOS VLSI design. Vol. 2. Reading, MA: Addison-Wesley, 1993.
Weste, Neil, and David Harris. “Cmos vlsi design.” A circuits and systems perspective 11 (2005): 739.
Shen, Amelia, et al. “On average power dissipation and random pattern testability of CMOS combinational logic networks.” Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design. IEEE Computer Society Press, 1992.
Chandrakasan, Anantha P., Samuel Sheng, and Robert W. Brodersen. “Low-power CMOS digital design.” IEICE Transactions on Electronics 75.4 (1992): 371–382.
Gu, Richard X., and Mohamed I. Elmasry. “Power dissipation analysis and optimization of deep submicron CMOS digital circuits.” Solid-State Circuits, IEEE Journal of 31.5 (1996): 707–713. CrossRef
Veendrick, Harry JM. “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits.” Solid-State Circuits, IEEE Journal of 19.4 (1984): 468–473.
Vemuru, Srinivasa R., and Norman Scheinberg. “Short-circuit power dissipation estimation for CMOS logic gates.” Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on 41.11 (1994): 762–765. CrossRef
Zimmermann, Reto, and Wolfgang Fichtner. “Low-power logic styles: CMOS versus pass-transistor logic.” Solid-State Circuits, IEEE Journal of 32.7 (1997): 1079–1090. CrossRef
Huizer, C. M. “Power dissipation analysis of CMOS VLSI circuits by means of switch-level simulation.” Solid-State Circuits Conference, 1990. ESSCIRC’90. Sixteenth European. Vol. 1. IEEE, 1990.
Sakurai, Takayasu, and A. Richard Newton. “Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas.” Solid-State Circuits, IEEE Journal of 25.2 (1990): 584–594.
Hedenstierna, Nils, and Kjell O. Jeppson. “CMOS circuit speed and buffer optimization.” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 6.2 (1987): 270–281. CrossRef
Geiger, Randall L., Phillip E. Allen, and Noel R. Strader. VLSI design techniques for analog and digital circuits. Vol. 90. New York: McGraw-Hill, 1990.
Jeppson, Kjell O. “Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay.” Solid-State Circuits, IEEE Journal of 29.6 (1994): 646–654.
Tangel, Ali, and Kyusun Choi. “The CMOS Inverter” as a comparator in ADC designs.” Analog Integrated Circuits and Signal Processing 39.2 (2004): 147–155. CrossRef
Fitzgerald, Eugene, and Nicole Gerrish. “CMOS inverter circuits utilizing strained silicon surface channel MOSFETS.” U.S. Patent Application 10/005,274.
Adler, Victor, and Eby G. Friedman. “Delay and power expressions for a CMOS inverter driving a resistive-capacitive load.” Analog Design Issues in Digital VLSI Circuits and Systems. Springer US, 1997. 29–39.
- CMOS Buffer
- Springer New York
- Chapter 2