1996 | Supplement | Buchkapitel
Conclusions
verfasst von : Mohamed S. Ben Romdhane, Vijay K. Madisetti, John W. Hines
Erschienen in: Quick-Turnaround ASIC Design in VHDL
Verlag: Springer US
Enthalten in: Professional Book Archive
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Application Specific Integrated Circuits (ASICs) have kept pace pace with the increasing complexity of applications and their demands for higher data rates, though this situation seems ready to change. Estimates show that the capability (in terms of gates) to design efficiently would lag considerably behind the capability to manufacture ASICs. New factors that influence the design of ASICs are also to be taken into consideration. These include; deep submicron designs, developments in synthesis and top-down design using hardware description languages (HDLs), and increasing time-to-market pressures. The primary goal is to provide users with desirable features such as — flexibility, ease-of-use, high reuse, quick-turnaround, high performance, integrability, accuracy, portability, and reliability. Existing design methodologies and environments support a few of these desirable features (see section 2.3). The purpose of this monograph was to define a design methodology for ASSPs that provides a competitive advantage to an organization through the use of commercial-off-the shelf (COTS) CAD/ESDA design environments.