Skip to main content

2020 | OriginalPaper | Buchkapitel

Crash-Resilient Synthesizer in Logic Optimization Paradigm for Sustainable Hardware Design of ASIC and Digital Systems

verfasst von : Noor-ul-Qamar, Muhammad Habib, Waseem Ahmad, Taimoor Hassan

Erschienen in: Intelligent Technologies and Applications

Verlag: Springer Singapore

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Fault detection and its recovery has always been a major concern in research. Both hardware and software level faults of a system are required to be dealt with for any liable fault-tolerant framework. Self-sustainable systems play an important role in diagnosing such problems in systems through an automatic response. ASIC (Application Specific Integrated Circuit) is a latest technology whose fabrication level designing and coding, utilizing logic synthesis phase can be a source of relief from multiple faults at hardware level. Various existing repair techniques for self-healing systems have been discussed in this research. An algorithm along with a flow model is further explained that is helpful to cater with physical, logical and electrical faults possibly occurring at chip and gate level for improving reliability and efficiency in upcoming self-sustainable systems.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
Zurück zum Zitat Arulraj, J., Chang, P.C., Jin, G., Lu, S.: Production-run software failure diagnosis via hardware performance counters. ACM SIGARCH Comput. Architect. News 41(1), 101–112 (2013)CrossRef Arulraj, J., Chang, P.C., Jin, G., Lu, S.: Production-run software failure diagnosis via hardware performance counters. ACM SIGARCH Comput. Architect. News 41(1), 101–112 (2013)CrossRef
Zurück zum Zitat Warnquist, H., Kvarnström, J.: A modeling framework for troubleshooting automotive systems. Appl. Artif. Intell. 30(3), 257–296 (2016)CrossRef Warnquist, H., Kvarnström, J.: A modeling framework for troubleshooting automotive systems. Appl. Artif. Intell. 30(3), 257–296 (2016)CrossRef
Zurück zum Zitat Averbouch, I., Margalit, O., Nahir, A., Naveh, Y.: Solving constraint satisfaction problems using a field programmable gate array. U.S. Patent No. 9,337,845. Google Patents (2016) Averbouch, I., Margalit, O., Nahir, A., Naveh, Y.: Solving constraint satisfaction problems using a field programmable gate array. U.S. Patent No. 9,337,845. Google Patents (2016)
Zurück zum Zitat Lee, N.Z., Kuo, H.Y., Lai, Y.H.: Scalable synthesis of PCHB–WCHB hybrid quasi-delay insensitive circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(11), 1797–1810 (2016)CrossRef Lee, N.Z., Kuo, H.Y., Lai, Y.H.: Scalable synthesis of PCHB–WCHB hybrid quasi-delay insensitive circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(11), 1797–1810 (2016)CrossRef
Zurück zum Zitat Yang, P.L., Marek-Sadowska, M.: Majority-inverter graph a new paradigm for logic optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(5), 806–819 (2016)CrossRef Yang, P.L., Marek-Sadowska, M.: Majority-inverter graph a new paradigm for logic optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(5), 806–819 (2016)CrossRef
Zurück zum Zitat Maier, P.R., Kleeberger, V.B.: Embedded software reliability testing by unit-level fault injection. In: 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 410–416. IEEE (2016) Maier, P.R., Kleeberger, V.B.: Embedded software reliability testing by unit-level fault injection. In: 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 410–416. IEEE (2016)
Zurück zum Zitat Stojnić, N., Schuldt, H.: Osiris-sr: a safety ring for self-healing distributed composite service execution. In: Proceedings of the 7th International Symposium on Software Engineering for Adaptive and Self-Managing Systems, pp. 21–26. IEEE, June 2012 Stojnić, N., Schuldt, H.: Osiris-sr: a safety ring for self-healing distributed composite service execution. In: Proceedings of the 7th International Symposium on Software Engineering for Adaptive and Self-Managing Systems, pp. 21–26. IEEE, June 2012
Zurück zum Zitat Adya, S., McElvain, K.S., Paul, G.: Circuit design and optimization. U.S. Patent Application No. 15/063,479, Google Patents (2016) Adya, S., McElvain, K.S., Paul, G.: Circuit design and optimization. U.S. Patent Application No. 15/063,479, Google Patents (2016)
Zurück zum Zitat Sahoo, S.S., Veeravalli, B., Kumar, A.: Defect and fault tolerance in VLSI and nanotechnology systems (DFT). In: IEEE International Symposium, pp. 63–68. IEEE (2016) Sahoo, S.S., Veeravalli, B., Kumar, A.: Defect and fault tolerance in VLSI and nanotechnology systems (DFT). In: IEEE International Symposium, pp. 63–68. IEEE (2016)
Zurück zum Zitat Huang, Z., Wei, X., Zgheib, G., Li, W., Lin, Y., Jiang, Z.: NAND-NOR: a compact, fast, and delay balanced FPGA logic element. In: Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 135–140. ACM (2017) Huang, Z., Wei, X., Zgheib, G., Li, W., Lin, Y., Jiang, Z.: NAND-NOR: a compact, fast, and delay balanced FPGA logic element. In: Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 135–140. ACM (2017)
Metadaten
Titel
Crash-Resilient Synthesizer in Logic Optimization Paradigm for Sustainable Hardware Design of ASIC and Digital Systems
verfasst von
Noor-ul-Qamar
Muhammad Habib
Waseem Ahmad
Taimoor Hassan
Copyright-Jahr
2020
Verlag
Springer Singapore
DOI
https://doi.org/10.1007/978-981-15-5232-8_55