Skip to main content

2014 | OriginalPaper | Buchkapitel

3. Dataflow-Based, Cross-Platform Design Flow for DSP Applications

verfasst von : Zheng Zhou, Chung-Ching Shen, William Plishker, Shuvra S. Bhattacharyya

Erschienen in: Embedded Systems Development

Verlag: Springer New York

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Dataflow methods have been widely explored over the years in the digital signal processing (DSP) domain to model, design, analyze, implement, and optimize DSP applications, such as applications in the areas of audio and video data stream processing, digital communications, and image processing. DSP-oriented dataflow methods provide formal techniques that facilitate software design, simulation, analysis, verification, instrumentation and optimization for exploring effective implementations on diverse target platforms. As the landscape of embedded platforms becomes increasingly diverse, a wide variety of different kinds of devices, including graphics processing units (GPUs), multicore programmable digital signal processors (PDSPs), and field programmable gate arrays (FPGAs), must be considered to thoroughly address the design space for a given application. In this chapter, we discuss design methodologies, based on the core functional dataflow (CFDF) model of computation, that help engineers to efficiently explore such diverse design spaces. In particular, we discuss a CFDF-based design flow and associated design methodology for efficient simulation and implementation of DSP applications. The design flow supports system formulation, simulation, validation, cross-platform software implementation, instrumentation, and system integration capabilities to derive optimized signal processing implementations on a variety of platforms. We provide a comprehensive specification of the design flow using the lightweight dataflow (LWDF) and targeted dataflow interchange format (TDIF) tools, and demonstrate it with case studies on CPU/GPU and multicore PDSP designs that are geared towards fast simulation, quick transition from simulation to the implementation, high performance implementation, and power-efficient acceleration, respectively.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Bhattacharyya, S.S., Deprettere, E., Leupers, R., Takala, J. (eds.): Handbook of Signal Processing Systems. Springer, Berlin (2010)MATH Bhattacharyya, S.S., Deprettere, E., Leupers, R., Takala, J. (eds.): Handbook of Signal Processing Systems. Springer, Berlin (2010)MATH
2.
Zurück zum Zitat Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proc. IEEE 75(9), 1235–1245 (1987)CrossRef Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proc. IEEE 75(9), 1235–1245 (1987)CrossRef
3.
Zurück zum Zitat Lee, E.A., Parks, T.M.: Dataflow process networks. Proc. IEEE 83(5), 773–799 (1995)CrossRef Lee, E.A., Parks, T.M.: Dataflow process networks. Proc. IEEE 83(5), 773–799 (1995)CrossRef
4.
Zurück zum Zitat Plishker, W., Sane, N., Kiemb, M., Anand, K., Bhattacharyya, S.S.: Functional DIF for rapid prototyping. In: Proceedings of the International Symposium on Rapid System Prototyping, pp. 17–23. Monterey, California (2008) Plishker, W., Sane, N., Kiemb, M., Anand, K., Bhattacharyya, S.S.: Functional DIF for rapid prototyping. In: Proceedings of the International Symposium on Rapid System Prototyping, pp. 17–23. Monterey, California (2008)
5.
Zurück zum Zitat Shen, C., Plishker, W., Wu, H., Bhattacharyya, S.S.: A lightweight dataflow approach for design and implementation of SDR systems. In: Proceedings of the Wireless Innovation Conference and Product Exposition, pp. 640–645. Washington DC, USA (2010) Shen, C., Plishker, W., Wu, H., Bhattacharyya, S.S.: A lightweight dataflow approach for design and implementation of SDR systems. In: Proceedings of the Wireless Innovation Conference and Product Exposition, pp. 640–645. Washington DC, USA (2010)
6.
Zurück zum Zitat Shen, C., Wu, S., Sane, N., Wu, H., Plishker, W., Bhattacharyya, S.S.: Design and synthesis for multimedia systems using the targeted dataflow interchange format. IEEE Trans. Multimedia 14(3), 630–640 (2012)CrossRef Shen, C., Wu, S., Sane, N., Wu, H., Plishker, W., Bhattacharyya, S.S.: Design and synthesis for multimedia systems using the targeted dataflow interchange format. IEEE Trans. Multimedia 14(3), 630–640 (2012)CrossRef
7.
Zurück zum Zitat Shen, C., Plishker, W., Bhattacharyya, S.S.: Dataflow-based design and implementation of image processing applications. In: Guan, L., He, Y., Kung, S. (eds.) Multimedia Image and Video Processing, 2nd edn., pp. 609–629. CRC Press, Boca Raton (2012). Chapter 24 Shen, C., Plishker, W., Bhattacharyya, S.S.: Dataflow-based design and implementation of image processing applications. In: Guan, L., He, Y., Kung, S. (eds.) Multimedia Image and Video Processing, 2nd edn., pp. 609–629. CRC Press, Boca Raton (2012). Chapter 24
8.
Zurück zum Zitat Plishker, W., Sane, N., Kiemb, M., Bhattacharyya, S.S.: Heterogeneous design in functional DIF. In: Stenström, P. (ed.) Transactions on High-Performance Embedded Architectures and Compilers IV, Lecture Notes in Computer Science, vol. 6760, pp. 391–408. Springer, Berlin/Heidelberg (2011)CrossRef Plishker, W., Sane, N., Kiemb, M., Bhattacharyya, S.S.: Heterogeneous design in functional DIF. In: Stenström, P. (ed.) Transactions on High-Performance Embedded Architectures and Compilers IV, Lecture Notes in Computer Science, vol. 6760, pp. 391–408. Springer, Berlin/Heidelberg (2011)CrossRef
9.
Zurück zum Zitat NVIDIA: NVIDIA CUDA Compute Unified Device Architecture: Programming Guide, Version 1.0 (2007) NVIDIA: NVIDIA CUDA Compute Unified Device Architecture: Programming Guide, Version 1.0 (2007)
10.
Zurück zum Zitat Texas Instruments, Inc.: TMS320C6678 Multicore Fixed and Floating-Point Digital Signal Processor Data Manual (2012) Texas Instruments, Inc.: TMS320C6678 Multicore Fixed and Floating-Point Digital Signal Processor Data Manual (2012)
11.
Zurück zum Zitat Ko, M., Zissulescu, C., Puthenpurayil, S., Bhattacharyya, S.S., Kienhuis, B., Deprettere, E.: Parameterized looped schedules for compact representation of execution sequences in DSP hardware and software implementation. IEEE Trans. Signal Process. 55(6), 3126–3138 (2007)MathSciNetCrossRef Ko, M., Zissulescu, C., Puthenpurayil, S., Bhattacharyya, S.S., Kienhuis, B., Deprettere, E.: Parameterized looped schedules for compact representation of execution sequences in DSP hardware and software implementation. IEEE Trans. Signal Process. 55(6), 3126–3138 (2007)MathSciNetCrossRef
12.
Zurück zum Zitat Plishker, W., Sane, N., Bhattacharyya, S.S.: A generalized scheduling approach for dynamic dataflow applications. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 111–116. Nice, France (2009) Plishker, W., Sane, N., Bhattacharyya, S.S.: A generalized scheduling approach for dynamic dataflow applications. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 111–116. Nice, France (2009)
13.
Zurück zum Zitat Bhattacharyya, S.S., Murthy, P.K., Lee, E.A.: APGAN and RPMC: Complementary heuristics for translating DSP block diagrams into efficient software implementations. J. Des. Autom. Embed. Syst. 2(1), 33–60 (1997)CrossRef Bhattacharyya, S.S., Murthy, P.K., Lee, E.A.: APGAN and RPMC: Complementary heuristics for translating DSP block diagrams into efficient software implementations. J. Des. Autom. Embed. Syst. 2(1), 33–60 (1997)CrossRef
14.
Zurück zum Zitat Wu, S., Shen, C., Sane, N., Davis, K., Bhattacharyya, S.: Parameterized scheduling for signal processing systems using topological patterns. In: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. 1561–1564. Kyoto, Japan (2012) Wu, S., Shen, C., Sane, N., Davis, K., Bhattacharyya, S.: Parameterized scheduling for signal processing systems using topological patterns. In: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, pp. 1561–1564. Kyoto, Japan (2012)
15.
Zurück zum Zitat Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.A.: Cyclo-static dataflow. IEEE Trans. Signal Process. 44(2), 397–408 (1996)CrossRef Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.A.: Cyclo-static dataflow. IEEE Trans. Signal Process. 44(2), 397–408 (1996)CrossRef
16.
Zurück zum Zitat Plishker, W., Sane, N., Bhattacharyya, S.S.: Mode grouping for more effective generalized scheduling of dynamic dataflow applications. In: Proceedings of the Design Automation Conference, pp. 923–926. San Francisco (2009) Plishker, W., Sane, N., Bhattacharyya, S.S.: Mode grouping for more effective generalized scheduling of dynamic dataflow applications. In: Proceedings of the Design Automation Conference, pp. 923–926. San Francisco (2009)
17.
Zurück zum Zitat Owens, J.D., Houston, M., Luebke, D., Green, S., Stone, J.E., Phillips, J.C.: GPU computing. Proc. IEEE 96(5), 879–899 (2008) Owens, J.D., Houston, M., Luebke, D., Green, S., Stone, J.E., Phillips, J.C.: GPU computing. Proc. IEEE 96(5), 879–899 (2008)
18.
Zurück zum Zitat Ritz, S., Pankert, M., Meyr, H.: Optimum vectorization of scalable synchronous dataflow graphs. Proceedings of the International Conference on Application Specific Array Processors, In (1993) Ritz, S., Pankert, M., Meyr, H.: Optimum vectorization of scalable synchronous dataflow graphs. Proceedings of the International Conference on Application Specific Array Processors, In (1993)
19.
Zurück zum Zitat Zivojnovic, V., Ritz, S., Meyr, H.: Retiming of DSP programs for optimum vectorization. In: Proceedings of the International Conference on Acoustics, Speech, and, Signal Processing, pp. 492–496 (1994) Zivojnovic, V., Ritz, S., Meyr, H.: Retiming of DSP programs for optimum vectorization. In: Proceedings of the International Conference on Acoustics, Speech, and, Signal Processing, pp. 492–496 (1994)
20.
Zurück zum Zitat Lalgudi, K.N., Papaefthymiou, M.C., Potkonjak, M.: Optimizing computations for effective block-processing. ACM Trans. Des. Autom. Electron. Syst. 5(3), 604–630 (2000)CrossRef Lalgudi, K.N., Papaefthymiou, M.C., Potkonjak, M.: Optimizing computations for effective block-processing. ACM Trans. Des. Autom. Electron. Syst. 5(3), 604–630 (2000)CrossRef
21.
Zurück zum Zitat Ko, M., Shen, C., Bhattacharyya, S.S.: Memory-constrained block processing for DSP software optimization. J. Signal Process. Syst. 50(2), 163–177 (2008)CrossRef Ko, M., Shen, C., Bhattacharyya, S.S.: Memory-constrained block processing for DSP software optimization. J. Signal Process. Syst. 50(2), 163–177 (2008)CrossRef
22.
Zurück zum Zitat Lapsley, P., Bier, J., Shoham, A., Lee, E.A.: DSP Processor Fundamentals. Berkeley Design Technology, Inc. (1994) Lapsley, P., Bier, J., Shoham, A., Lee, E.A.: DSP Processor Fundamentals. Berkeley Design Technology, Inc. (1994)
23.
Zurück zum Zitat Zaki, G., Plishker, W., Bhattacharyya, S., Clancy, C., Kuykendall, J.: Vectorization and mapping of software defined radio applications on heterogeneous multi-processor platforms. In: Proceedings of the IEEE Workshop on Signal Processing Systems, pp. 31–36. Beirut, Lebanon (2011) Zaki, G., Plishker, W., Bhattacharyya, S., Clancy, C., Kuykendall, J.: Vectorization and mapping of software defined radio applications on heterogeneous multi-processor platforms. In: Proceedings of the IEEE Workshop on Signal Processing Systems, pp. 31–36. Beirut, Lebanon (2011)
24.
Zurück zum Zitat Blossom, E.: GNU radio: tools for exploring the radio frequency spectrum. Linux J. (2004) Blossom, E.: GNU radio: tools for exploring the radio frequency spectrum. Linux J. (2004)
Metadaten
Titel
Dataflow-Based, Cross-Platform Design Flow for DSP Applications
verfasst von
Zheng Zhou
Chung-Ching Shen
William Plishker
Shuvra S. Bhattacharyya
Copyright-Jahr
2014
Verlag
Springer New York
DOI
https://doi.org/10.1007/978-1-4614-3879-3_3

Neuer Inhalt