2009 | OriginalPaper | Buchkapitel
Decomposing Pattern Matching Circuit
verfasst von : Grzegorz Borowik, Tadeusz Łuba
Erschienen in: Computer Aided Systems Theory - EUROCAST 2009
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
This paper presents a new cost-efficient realization scheme of pattern matching circuits in FPGA structures with
embedded memory blocks
(EMB). The general idea behind the proposed method is to implement combinational circuits using a net of
finite state machines
(FSM) instead. The application of functional decomposition method reduces the utilization of resources by implementing FSMs using both EMBs and LUT-based programmable logic blocks available in contemporary FPGAs. Experimental results for the proposed method are also shown. A comparison with another dedicated method yields extremely encouraging results: with a comparable number of EMBs, the number of logic cells has been reduced by 95%.