Skip to main content

2017 | OriginalPaper | Buchkapitel

9. Design Methodologies for IoT Systems on a Chip

verfasst von : David Flynn, James Myers, Seng Toh

Erschienen in: Enabling the Internet of Things

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This chapter addresses the approaches and methodologies appropriate to energy-constrained SoC design, implementation and verification using standard multi-voltage Electronic Design Automation tools, rather than resorting to full-custom circuit approaches. The Physical-IP libraries, memories and power-management components required to address both active-mode energy and deep-sleep state retention power are introduced, followed by a case study addressing the specific challenges of optimizing a micro-processor subsystem for Near- and Sub-Threshold Voltage operation. As well as system level power management the implementation and verification of clock distribution and system timing closure are covered in detail.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
Zurück zum Zitat D. Flynn, High performance state retention with power gating applied to CPU subsystems—design approaches and silicon evaluation, HotChips24 2012 Archives HC24.30.p10 (Poster) (2012) D. Flynn, High performance state retention with power gating applied to CPU subsystems—design approaches and silicon evaluation, HotChips24 2012 Archives HC24.30.p10 (Poster) (2012)
Zurück zum Zitat M. Keating, D. Flynn, A. Gibbons, R. Aitken, K. Shi, Low Power Methodology Manual—For System-on-Chip Design (Springer, New York, 2007). ISBN 978-0-387-71818-7 M. Keating, D. Flynn, A. Gibbons, R. Aitken, K. Shi, Low Power Methodology Manual—For System-on-Chip Design (Springer, New York, 2007). ISBN 978-0-387-71818-7
Zurück zum Zitat S. Jain, A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS, in ISSCC, 2012 S. Jain, A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS, in ISSCC, 2012
Zurück zum Zitat K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, S. Kurosawa, A novel powering-down scheme for low VT CMOS circuits, in VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, Jun 1998 (1998), pp. 44–45 K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, S. Kurosawa, A novel powering-down scheme for low VT CMOS circuits, in VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, Jun 1998 (1998), pp. 44–45
Zurück zum Zitat J.N. Mistry, J. Myers, B.M. Al-Hashimi, D. Flynn, J. Biggs, G.M. Merrett, Active mode subclock power gating. IEEE Trans. VLSI Syst. 22(9), 1898–1908 (2014)CrossRef J.N. Mistry, J. Myers, B.M. Al-Hashimi, D. Flynn, J. Biggs, G.M. Merrett, Active mode subclock power gating. IEEE Trans. VLSI Syst. 22(9), 1898–1908 (2014)CrossRef
Zurück zum Zitat S. Mutoh et al. A 1v multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone applications, ISSCC1996 (1996), pp. 168–169 S. Mutoh et al. A 1v multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone applications, ISSCC1996 (1996), pp. 168–169
Zurück zum Zitat K. Shi, D. Howard, Challenges in sleep transistor design and implementation in low-power designs, in Design Automation Conference, 2006 43rd ACM/IEEE (2006), pp. 113–116 K. Shi, D. Howard, Challenges in sleep transistor design and implementation in low-power designs, in Design Automation Conference, 2006 43rd ACM/IEEE (2006), pp. 113–116
Zurück zum Zitat M. Stan, Low-threshold CMOS circuits with low standby current, in Proceedings of the International Symposium on Low-Power Electronics and Design (IEEE/ACM, Monterey, CA, 1998), pp. 97–99 M. Stan, Low-threshold CMOS circuits with low standby current, in Proceedings of the International Symposium on Low-Power Electronics and Design (IEEE/ACM, Monterey, CA, 1998), pp. 97–99
Zurück zum Zitat SolvNet: Power Compiler I-2013.12 Update Training (ID: 1506611) (Synopsys Inc., 2014) SolvNet: Power Compiler I-2013.12 Update Training (ID: 1506611) (Synopsys Inc., 2014)
Zurück zum Zitat D. Taki, T. Shiozawa, K. Ito, Y. Shiba, K. Horisaki, H. Kajihara, T. Yamagishi, M. Sekiya, A. Yamaga, T. Fujita, H. Hara, M. Kuwahara, T. Fujisawa, Y. Unekawa, A 7uW deep-sleep, ultra low-power WLAN baseband LSI for mobile applications, in Cool Chips XIV, 2011 IEEE, 20–22 April (2011), pp. 1–3 D. Taki, T. Shiozawa, K. Ito, Y. Shiba, K. Horisaki, H. Kajihara, T. Yamagishi, M. Sekiya, A. Yamaga, T. Fujita, H. Hara, M. Kuwahara, T. Fujisawa, Y. Unekawa, A 7uW deep-sleep, ultra low-power WLAN baseband LSI for mobile applications, in Cool Chips XIV, 2011 IEEE, 20–22 April (2011), pp. 1–3
Metadaten
Titel
Design Methodologies for IoT Systems on a Chip
verfasst von
David Flynn
James Myers
Seng Toh
Copyright-Jahr
2017
DOI
https://doi.org/10.1007/978-3-319-51482-6_9

Neuer Inhalt