Skip to main content
Erschienen in:

02.06.2024

Design of a Ternary Logic Processor Using CNTFET Technology

verfasst von: Sharvani Gadgil, Goli Naga Sandesh, Chetan Vudadha

Erschienen in: Circuits, Systems, and Signal Processing | Ausgabe 9/2024

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The design of a Ternary Logic Processor using CNTFETs (Carbon-Nanotube-Field-Effect-Transistor) is a challenging task, but it also has the potential to offer significant advantages over the traditional binary logic processors based on CMOS (Complementary-Metal-Oxide-Semiconductor) technology. This paper presents the design and implementation of a Ternary Logic Processor (TLP) using CNTFETs. The TLP is a single-cycle processor that operates on three-trit data. An Instruction Set Architecture (ISA) is defined, at first, for this TLP that consists of instructions of the Register type, Load-store type, Immediate type, and branch type. Based on the ISA, the architecture of the CNTFET-based TLP is proposed and the transistor level designs of the TLPs’ fundamental blocks like the Ternary Instruction Fetch (TIF), Ternary Register File (TRF), Ternary Arithmetic and Logic Unit (TALU) and Ternary Data Memory (TDM) are presented. HSPICE simulations using a standard CNTFET model, are performed for the TLP and the TLPs’ individual blocks and the performance parameters like the power consumption, propagation delay, and the number of CNTFETs required are calculated. In addition to this, the functionality of the processor is verified using a few of the standard programs.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

ATZelektronik

Die Fachzeitschrift ATZelektronik bietet für Entwickler und Entscheider in der Automobil- und Zulieferindustrie qualitativ hochwertige und fundierte Informationen aus dem gesamten Spektrum der Pkw- und Nutzfahrzeug-Elektronik. 

Lassen Sie sich jetzt unverbindlich 2 kostenlose Ausgabe zusenden.

ATZelectronics worldwide

ATZlectronics worldwide is up-to-speed on new trends and developments in automotive electronics on a scientific level with a high depth of information. 

Order your 30-days-trial for free and without any commitment.

Weitere Produktempfehlungen anzeigen
Literatur
1.
Zurück zum Zitat Y. Choi, S. Kim, K. Lee, S. Kang, Design and Analysis of a Low-Power Ternary SRAM, (2021), pp. 1–4 Y. Choi, S. Kim, K. Lee, S. Kang, Design and Analysis of a Low-Power Ternary SRAM, (2021), pp. 1–4
2.
Zurück zum Zitat R.M.P. Choudhary Vidhi, Design of CNTFET-based ternary processor for IoT Devices. In Smart Buildings Digitalization (2022), p. 15 R.M.P. Choudhary Vidhi, Design of CNTFET-based ternary processor for IoT Devices. In Smart Buildings Digitalization (2022), p. 15
3.
Zurück zum Zitat J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195–3205 (2007)CrossRef J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195–3205 (2007)CrossRef
4.
Zurück zum Zitat J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186–3194 (2007)CrossRef J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186–3194 (2007)CrossRef
5.
Zurück zum Zitat S. Gadgil, G.N. Sandesh, C. Vudadha, Power efficient designs of cntfet-based ternary sram. Microelectron. J. 139, 105884 (2023)CrossRef S. Gadgil, G.N. Sandesh, C. Vudadha, Power efficient designs of cntfet-based ternary sram. Microelectron. J. 139, 105884 (2023)CrossRef
6.
Zurück zum Zitat S. Gadgil, C. Vudadha, Design of cntfet-based ternary alu using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661–671 (2020)CrossRef S. Gadgil, C. Vudadha, Design of cntfet-based ternary alu using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661–671 (2020)CrossRef
7.
Zurück zum Zitat S. Gadgil, C. Vudadha, Novel design methodologies for cnfet-based ternary sequential logic circuits. IEEE Trans. Nanotechnol. 21, 289–298 (2022)CrossRef S. Gadgil, C. Vudadha, Novel design methodologies for cnfet-based ternary sequential logic circuits. IEEE Trans. Nanotechnol. 21, 289–298 (2022)CrossRef
8.
Zurück zum Zitat G. Hills et al., Understanding energy efficiency benefits of carbon nanotube field effect transistors for digital VLSI. IEEE Trans. Nanotechnol. 17, 1259–1269 (2018)CrossRef G. Hills et al., Understanding energy efficiency benefits of carbon nanotube field effect transistors for digital VLSI. IEEE Trans. Nanotechnol. 17, 1259–1269 (2018)CrossRef
11.
Zurück zum Zitat D. Kam et al., Design and evaluation frameworks for advanced risc-based ternary processor. In 2022 Design, Automation and Test in Europe Conference and Exhibition (DATE) (2022), pp. 1077–1082 D. Kam et al., Design and evaluation frameworks for advanced risc-based ternary processor. In 2022 Design, Automation and Test in Europe Conference and Exhibition (DATE) (2022), pp. 1077–1082
12.
Zurück zum Zitat S. Karthikeyan, M.C. Karan Reddy, P.R. Monica, Design of cntfet-based ternary control unit and memory for a ternary processor. In 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS) (2017), pp. 1–4 S. Karthikeyan, M.C. Karan Reddy, P.R. Monica, Design of cntfet-based ternary control unit and memory for a ternary processor. In 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS) (2017), pp. 1–4
13.
Zurück zum Zitat S. Kim, S.-Y. Lee, S. Park, K.R. Kim, S. Kang, A logic synthesis methodology for low-power ternary logic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 67, 3138–3151 (2020)CrossRef S. Kim, S.-Y. Lee, S. Park, K.R. Kim, S. Kang, A logic synthesis methodology for low-power ternary logic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 67, 3138–3151 (2020)CrossRef
14.
Zurück zum Zitat S. Lin, Y. Kim, F. Lombardi, Cntfet-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10, 217–225 (2011)CrossRef S. Lin, Y. Kim, F. Lombardi, Cntfet-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10, 217–225 (2011)CrossRef
15.
Zurück zum Zitat M.H. Moaiyeri, M.K.Q. Jooq, A. Al-Shidaifat, H. Song, Breaking the limits in ternary logic: an ultra-efficient auto-backup/restore nonvolatile ternary flip- flop using negative capacitance cntfet technology. IEEE Access 9, 132641–132651 (2021)CrossRef M.H. Moaiyeri, M.K.Q. Jooq, A. Al-Shidaifat, H. Song, Breaking the limits in ternary logic: an ultra-efficient auto-backup/restore nonvolatile ternary flip- flop using negative capacitance cntfet technology. IEEE Access 9, 132641–132651 (2021)CrossRef
16.
Zurück zum Zitat A. Mohammaden, M.E. Fouda, I. Alouani, L.A. Said, A.G. Radwan, Cntfet design of a multiple-port ternary register file. Microelectron. J. 113, 105076 (2021)CrossRef A. Mohammaden, M.E. Fouda, I. Alouani, L.A. Said, A.G. Radwan, Cntfet design of a multiple-port ternary register file. Microelectron. J. 113, 105076 (2021)CrossRef
19.
Zurück zum Zitat S.L. Murotiya, A. Gupta, Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology. Int. J. Electron. 103, 913–927 (2016) S.L. Murotiya, A. Gupta, Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology. Int. J. Electron. 103, 913–927 (2016)
20.
Zurück zum Zitat S. Narkhede, G. Kharate, B. Chaudhari, Design and implementation of an efficient instruction set for ternary processor. Int. J. Comput. Appl. 83, 33–39 (2013) S. Narkhede, G. Kharate, B. Chaudhari, Design and implementation of an efficient instruction set for ternary processor. Int. J. Comput. Appl. 83, 33–39 (2013)
22.
Zurück zum Zitat V. Prasad, A. Banerjee, D. Das, Design of ternary encoder and decoder using cntfet. Int. J. Electron. 109, 135–151 (2022)CrossRef V. Prasad, A. Banerjee, D. Das, Design of ternary encoder and decoder using cntfet. Int. J. Electron. 109, 135–151 (2022)CrossRef
23.
Zurück zum Zitat K. Rahbari, S.A. Hosseini, Novel ternary d-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU-Int. J. Electron. C. 109, 107–120 (2019) K. Rahbari, S.A. Hosseini, Novel ternary d-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU-Int. J. Electron. C. 109, 107–120 (2019)
26.
Zurück zum Zitat S.K. Sahoo, K. Dhoot, R. Sahoo, High performance ternary multiplier using CNTFET. Proc. IEEE Comput. Soc. Annu. Symp. VLSI ISVLSI 2018, 269–274 (2018) S.K. Sahoo, K. Dhoot, R. Sahoo, High performance ternary multiplier using CNTFET. Proc. IEEE Comput. Soc. Annu. Symp. VLSI ISVLSI 2018, 269–274 (2018)
28.
Zurück zum Zitat T. Sharma, L. Kumre, Design of unbalanced ternary counters using shifting literals based d-flip-flops in carbon nanotube technology. Comput. Electr. Eng. 93, 107249 (2021)CrossRef T. Sharma, L. Kumre, Design of unbalanced ternary counters using shifting literals based d-flip-flops in carbon nanotube technology. Comput. Electr. Eng. 93, 107249 (2021)CrossRef
29.
Zurück zum Zitat B. Srinivasu, K. Sridharan, Low-complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. II Exp. Briefs 63, 753–757 (2016) B. Srinivasu, K. Sridharan, Low-complexity multiternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. II Exp. Briefs 63, 753–757 (2016)
30.
Zurück zum Zitat B. Srinivasu, K. Sridharan, A synthesis methodology for ternary logic circuits in emerging device technologies. IEEE Tran. Circuits Syst. I Regul. Pap. 64, 2146–2159 (2017)CrossRef B. Srinivasu, K. Sridharan, A synthesis methodology for ternary logic circuits in emerging device technologies. IEEE Tran. Circuits Syst. I Regul. Pap. 64, 2146–2159 (2017)CrossRef
31.
Zurück zum Zitat B. Srinivasu, K. Sridharan, Low-power and high-performance ternary sram designs with application to cntfet technology. IEEE Trans. Nanotechnol. 20, 562–566 (2021)CrossRef B. Srinivasu, K. Sridharan, Low-power and high-performance ternary sram designs with application to cntfet technology. IEEE Trans. Nanotechnol. 20, 562–566 (2021)CrossRef
32.
Zurück zum Zitat Tabrizchi, S., Angizi, S. & Roohi, A. Design and Evaluation of a Robust Power Efficient Ternary SRAM Cell, (2022), pp. 1–4 Tabrizchi, S., Angizi, S. & Roohi, A. Design and Evaluation of a Robust Power Efficient Ternary SRAM Cell, (2022), pp. 1–4
34.
Zurück zum Zitat C.K. Vudadha, M. Srinivas, Design methodologies for ternary logic circuits. Proc. Int. Symp. Multiple-Valued Logic 2018, 192–197 (2018)MathSciNet C.K. Vudadha, M. Srinivas, Design methodologies for ternary logic circuits. Proc. Int. Symp. Multiple-Valued Logic 2018, 192–197 (2018)MathSciNet
35.
Zurück zum Zitat J. Yoon, S. Baek, S. Kim, S. Kang, Optimizing ternary multiplier design with fast ternary adder. IEEE Trans. Circuits Syst. Express Briefs 70(2), 766–770 (2022)CrossRef J. Yoon, S. Baek, S. Kim, S. Kang, Optimizing ternary multiplier design with fast ternary adder. IEEE Trans. Circuits Syst. Express Briefs 70(2), 766–770 (2022)CrossRef
Metadaten
Titel
Design of a Ternary Logic Processor Using CNTFET Technology
verfasst von
Sharvani Gadgil
Goli Naga Sandesh
Chetan Vudadha
Publikationsdatum
02.06.2024
Verlag
Springer US
Erschienen in
Circuits, Systems, and Signal Processing / Ausgabe 9/2024
Print ISSN: 0278-081X
Elektronische ISSN: 1531-5878
DOI
https://doi.org/10.1007/s00034-024-02726-x