Skip to main content
Erschienen in:

09.06.2024

Design of an Area Efficient and High-Performance Adder with a Novel Sum Generator

verfasst von: Niyas Ahamed Allavudeen, Madheswaran Muthusamy, Anand Karuppannan, Nazrin Salma Sheriff

Erschienen in: Circuits, Systems, and Signal Processing | Ausgabe 9/2024

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

One of the major study areas in VLSI system design is the creation of an area-efficient, high-speed adder. So this paper focused on an effective adder design as an Area Effective Novel Sum Generator (AENSG) to make it suitable for real-time applications. The major operations involved in this adder are Brent Kung addition, group kill and generate (KG) signal generation, Kill Generate Propagate (KGP) signal generation, and various sum generation categories. In the sum-generating block, AENSG is utilized to minimize the space by a reduction in the number of logic gates. Xilinx ISE 13.1 is used to synthesize and validate the suggested adder design. The 64-bit AENSG adder has 37.98%, 9.09% lesser number of logic gates and 34.81%, 28.40% lesser delay when compared with PPF/CSSA_4 and hybrid adder respectively.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

ATZelektronik

Die Fachzeitschrift ATZelektronik bietet für Entwickler und Entscheider in der Automobil- und Zulieferindustrie qualitativ hochwertige und fundierte Informationen aus dem gesamten Spektrum der Pkw- und Nutzfahrzeug-Elektronik. 

Lassen Sie sich jetzt unverbindlich 2 kostenlose Ausgabe zusenden.

ATZelectronics worldwide

ATZlectronics worldwide is up-to-speed on new trends and developments in automotive electronics on a scientific level with a high depth of information. 

Order your 30-days-trial for free and without any commitment.

Weitere Produktempfehlungen anzeigen
Literatur
3.
Zurück zum Zitat N. Kandasamy, N.M. Kumar, N. Telagam, F. Ahmad, G. Mishra, , November. Analysis of self checking and self resetting logic in CLA and CSA circuits using gate diffusion input technique. In 2019 International Conference on Smart Systems and Inventive Technology (ICSSIT) p 1–6 IEEE (2019). https://doi.org/10.1109/ICSSIT46314.2019.8987817 N. Kandasamy, N.M. Kumar, N. Telagam, F. Ahmad, G. Mishra, , November. Analysis of self checking and self resetting logic in CLA and CSA circuits using gate diffusion input technique. In 2019 International Conference on Smart Systems and Inventive Technology (ICSSIT) p 1–6 IEEE (2019). https://​doi.​org/​10.​1109/​ICSSIT46314.​2019.​8987817
6.
Zurück zum Zitat G. Guna, D. Prabhakaran, M. Thirumarimurugan, Active disturbance rejection control (ADRC) for a pilot scale reverse osmosis system. J. Environ. Prot. Ecol. 20(4), 1923–1934 (2019) G. Guna, D. Prabhakaran, M. Thirumarimurugan, Active disturbance rejection control (ADRC) for a pilot scale reverse osmosis system. J. Environ. Prot. Ecol. 20(4), 1923–1934 (2019)
12.
Zurück zum Zitat A. Weinberger, J.L. Smith, A logic for high speed addition. Natl. Bur. Stand. Circ. 591, 3–12 (1958) A. Weinberger, J.L. Smith, A logic for high speed addition. Natl. Bur. Stand. Circ. 591, 3–12 (1958)
13.
Zurück zum Zitat J. Levy, J. Nyathi, A High Performance, low area overhead carry lookahead adder. proceedings of the international conference on embedded systems and applications, ESA '04 & Proceedings of the International Conference on VLSI, VLSI '04, June 21–24 (2004). J. Levy, J. Nyathi, A High Performance, low area overhead carry lookahead adder. proceedings of the international conference on embedded systems and applications, ESA '04 & Proceedings of the International Conference on VLSI, VLSI '04, June 21–24 (2004).
16.
23.
Zurück zum Zitat D. Arulraj, A.Rajaram, Efficient implementation of digital filters using a booth multipliers with low power and bandstop responses. D. Arulraj, A.Rajaram, Efficient implementation of digital filters using a booth multipliers with low power and bandstop responses.
Metadaten
Titel
Design of an Area Efficient and High-Performance Adder with a Novel Sum Generator
verfasst von
Niyas Ahamed Allavudeen
Madheswaran Muthusamy
Anand Karuppannan
Nazrin Salma Sheriff
Publikationsdatum
09.06.2024
Verlag
Springer US
Erschienen in
Circuits, Systems, and Signal Processing / Ausgabe 9/2024
Print ISSN: 0278-081X
Elektronische ISSN: 1531-5878
DOI
https://doi.org/10.1007/s00034-024-02724-z