Skip to main content

2014 | OriginalPaper | Buchkapitel

5. Design Space Exploration of Pipelined MPSoCs

verfasst von : Haris Javaid, Sri Parameswaran

Erschienen in: Pipelined Multiprocessor System-on-Chip for Multimedia

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

A pipelined MPSoC’s stages need to be balanced for maximal utilisation of the processors to achieve high throughput with reduced area footprint and reduced power consumption. This chapter addresses the problem of optimising a pipelined MPSoC’s area footprint.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat B.K. Dwivedi, A. Kumar, M. Balakrishnan, Synthesis of application specific multiprocessor architectures for process networks, in VLSID ’04: Proceedings of the 17th International Conference on VLSI Design (Washington, DC, USA), p. 780, IEEE Computer Society, 2004 B.K. Dwivedi, A. Kumar, M. Balakrishnan, Synthesis of application specific multiprocessor architectures for process networks, in VLSID ’04: Proceedings of the 17th International Conference on VLSI Design (Washington, DC, USA), p. 780, IEEE Computer Society, 2004
2.
Zurück zum Zitat S.-R. Kuang, C.-Y. Chen, R.-Z. Liao, Partitioning and pipelined scheduling of embedded system using integer linear programming, in ICPADS ’05: Proceedings of the 11th International Conference on Parallel and Distributed Systems Workshops (ICPADS’05) (Washington, DC, USA), pp. 37–41, IEEE Computer Society, 2005 S.-R. Kuang, C.-Y. Chen, R.-Z. Liao, Partitioning and pipelined scheduling of embedded system using integer linear programming, in ICPADS ’05: Proceedings of the 11th International Conference on Parallel and Distributed Systems Workshops (ICPADS’05) (Washington, DC, USA), pp. 37–41, IEEE Computer Society, 2005
3.
Zurück zum Zitat J. Wu, J. Williams, N. Bergmann, An ilp formulation for architectural synthesis and application mapping on fpga-based hybrid multi-processor soc, in International Conference on Field Programmable Logic and Applications, FPL 2008, pp. 451–454, 2008 J. Wu, J. Williams, N. Bergmann, An ilp formulation for architectural synthesis and application mapping on fpga-based hybrid multi-processor soc, in International Conference on Field Programmable Logic and Applications, FPL 2008, pp. 451–454, 2008
4.
Zurück zum Zitat C.-L. Sotiropoulou, S. Nikolaidis, Ilp formulation for hybrid fpga mpsocs optimizing performance, area and memory usage, in 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 748–751, 2011 C.-L. Sotiropoulou, S. Nikolaidis, Ilp formulation for hybrid fpga mpsocs optimizing performance, area and memory usage, in 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 748–751, 2011
5.
Zurück zum Zitat Y. Jin, N. Satish, K. Ravindran, K. Keutzer, An automated exploration framework for fpga-based soft multiprocessor systems, in CODES+ISSS ’05: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (ACM, New York), pp. 273–278, 2005 Y. Jin, N. Satish, K. Ravindran, K. Keutzer, An automated exploration framework for fpga-based soft multiprocessor systems, in CODES+ISSS ’05: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (ACM, New York), pp. 273–278, 2005
6.
Zurück zum Zitat J. Cong, G. Han, W. Jiang, Synthesis of an application-specific soft multiprocessor system, in FPGA ’07: Proceedings of the 2007 ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays (ACM, New York), pp. 99–107, 2007 J. Cong, G. Han, W. Jiang, Synthesis of an application-specific soft multiprocessor system, in FPGA ’07: Proceedings of the 2007 ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays (ACM, New York), pp. 99–107, 2007
7.
Zurück zum Zitat S.L. Shee, S. Parameswaran, Design methodology for pipelined heterogeneous multiprocessor system, in DAC ’07: Proceedings of the 44th Annual Conference on Design Automation, pp. 811–816, 2007 S.L. Shee, S. Parameswaran, Design methodology for pipelined heterogeneous multiprocessor system, in DAC ’07: Proceedings of the 44th Annual Conference on Design Automation, pp. 811–816, 2007
8.
Zurück zum Zitat L. Chen, N. Boichat, T. Mitra, Customized mpsoc synthesis for task sequence, in Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP ’11 (Washington, DC, USA), pp. 16–21, IEEE Computer Society, 2011 L. Chen, N. Boichat, T. Mitra, Customized mpsoc synthesis for task sequence, in Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP ’11 (Washington, DC, USA), pp. 16–21, IEEE Computer Society, 2011
9.
Zurück zum Zitat U. Bordoloi, H.P. Huynh, T. Mitra, S. Chakraborty, Design space exploration of instruction set customizable mpsocs for multimedia applications, in International Conference on Embedded Computer Systems (SAMOS), pp. 170–177, 2010 U. Bordoloi, H.P. Huynh, T. Mitra, S. Chakraborty, Design space exploration of instruction set customizable mpsocs for multimedia applications, in International Conference on Embedded Computer Systems (SAMOS), pp. 170–177, 2010
10.
Zurück zum Zitat H. Javaid, A. Ignjatovic, S. Parameswaran, Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems. Trans. Comp.-Aided Des. Integ. Cir. Sys. 29, 1777–1789 (2010)CrossRef H. Javaid, A. Ignjatovic, S. Parameswaran, Rapid design space exploration of application specific heterogeneous pipelined multiprocessor systems. Trans. Comp.-Aided Des. Integ. Cir. Sys. 29, 1777–1789 (2010)CrossRef
Metadaten
Titel
Design Space Exploration of Pipelined MPSoCs
verfasst von
Haris Javaid
Sri Parameswaran
Copyright-Jahr
2014
DOI
https://doi.org/10.1007/978-3-319-01113-4_5

Neuer Inhalt