Skip to main content
Erschienen in:

02.09.2024

Efficient Design Approaches to Model Ternary D-Flip-Flop and Shift Registers in CNT Technology

verfasst von: Trapti Sharma, Deepa Sharma

Erschienen in: Circuits, Systems, and Signal Processing | Ausgabe 12/2024

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The advancement of emerging technologies favors the proliferation of multi-valued logic design as it offers enhancement of circuit performance parameters with increased level of integration. This work has presented carbon nanotube field effect transistor (CNTFET) based ternary shift register designs which are realized by employing single-edge triggered ternary D-flip-flop cells with reset input. The dependency of threshold voltage on carbon nanotube physical dimensions is used for the realization of multiple threshold voltages in ternary logic designs. The D-flip flop design with reset capability implementation is performed using multiplexer based positive and negative latches arranged in master–slave architecture. Further, the D-flip-flop cells with reset input are combined to construct Ternary logic serial input serial output (SISO), parallel input parallel output (PIPO) and parallel input serial output (PISO) registers. The latching of the input across the output happens only if the reset input is high otherwise no latching is performed. The PISO register is operating in two modes of loading and shifting realized using NAND logic. The proposed ternary shift register designs using CNTFETs are simulated using HSPICE considering the 32 nm Stanford CNTFET model. The results demonstrate that for 4-bit register design, power and PDP improvements of more than 70% are achieved for SISO designs and a maximum of 90% is attained for PIPO and PISO register designs as compared to recent counterparts. The Monte-Carlo simulation results indicate robust and stable operation of the proposed designs when subjected to process variations.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

ATZelektronik

Die Fachzeitschrift ATZelektronik bietet für Entwickler und Entscheider in der Automobil- und Zulieferindustrie qualitativ hochwertige und fundierte Informationen aus dem gesamten Spektrum der Pkw- und Nutzfahrzeug-Elektronik. 

Lassen Sie sich jetzt unverbindlich 2 kostenlose Ausgabe zusenden.

ATZelectronics worldwide

ATZlectronics worldwide is up-to-speed on new trends and developments in automotive electronics on a scientific level with a high depth of information. 

Order your 30-days-trial for free and without any commitment.

Weitere Produktempfehlungen anzeigen
Literatur
1.
Zurück zum Zitat E. Abbasian, A. Aminzadeh, Anvari S. Taghipour, GNRFET-and CNTFET-based designs of highly efficient 22 T unbalanced single-trit ternary multiplier cell. Arab. J. Sci. Eng. 48, 15337–15352 (2023)CrossRef E. Abbasian, A. Aminzadeh, Anvari S. Taghipour, GNRFET-and CNTFET-based designs of highly efficient 22 T unbalanced single-trit ternary multiplier cell. Arab. J. Sci. Eng. 48, 15337–15352 (2023)CrossRef
2.
Zurück zum Zitat E. Abbasian, S. Sofimowloodi, A. Sachdeva, Highly-efficient CNTFET-based unbalanced ternary logic gates. ECS J. Solid State Sci. Technol. 12(3), 1007 (2023)CrossRef E. Abbasian, S. Sofimowloodi, A. Sachdeva, Highly-efficient CNTFET-based unbalanced ternary logic gates. ECS J. Solid State Sci. Technol. 12(3), 1007 (2023)CrossRef
3.
Zurück zum Zitat E. Abbasian, S. Sofimowloodi, A high-performance and energy-efficient ternary multiplier using CNTFETs. Arab. J. Sci. Eng. 48, 1436514379 (2023)CrossRef E. Abbasian, S. Sofimowloodi, A high-performance and energy-efficient ternary multiplier using CNTFETs. Arab. J. Sci. Eng. 48, 1436514379 (2023)CrossRef
4.
Zurück zum Zitat A. Daraei, S.A. Hosseini, Alternative design techniques of quaternary latch, flip-flops and counters in nanoelectronics. Int. J. Electron. 109, 669–698 (2021)CrossRef A. Daraei, S.A. Hosseini, Alternative design techniques of quaternary latch, flip-flops and counters in nanoelectronics. Int. J. Electron. 109, 669–698 (2021)CrossRef
5.
Zurück zum Zitat J. Deng, H.S.P. Wong, A Compact SPICE model for carbon- nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186–3194 (2007)CrossRef J. Deng, H.S.P. Wong, A Compact SPICE model for carbon- nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186–3194 (2007)CrossRef
6.
Zurück zum Zitat J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including non idealities and its application-part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54(12), 3195–3205 (2007)CrossRef J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including non idealities and its application-part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54(12), 3195–3205 (2007)CrossRef
7.
Zurück zum Zitat S. Gadgil, C. Vudadha, Design of CNTFET-based ternary ALU using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661–671 (2020)CrossRef S. Gadgil, C. Vudadha, Design of CNTFET-based ternary ALU using 2:1 multiplexer based approach. IEEE Trans. Nanotechnol. 19, 661–671 (2020)CrossRef
8.
Zurück zum Zitat S. Gadgil, C. Vudadha, Design of CNFET-based low-power ternary sequential logic circuits, in 2021 IEEE 21st International Conference on Nanotechnology (NANO), Montreal, QC, Canada (2021), pp. 169–172 S. Gadgil, C. Vudadha, Design of CNFET-based low-power ternary sequential logic circuits, in 2021 IEEE 21st International Conference on Nanotechnology (NANO), Montreal, QC, Canada (2021), pp. 169–172
9.
Zurück zum Zitat S. Gadgil, C. Vudadha, Novel design methodologies for CNFET-based ternary sequential logic circuits. IEEE Trans. Nanotechnol. 21, 289–298 (2022)CrossRef S. Gadgil, C. Vudadha, Novel design methodologies for CNFET-based ternary sequential logic circuits. IEEE Trans. Nanotechnol. 21, 289–298 (2022)CrossRef
10.
Zurück zum Zitat V. Gaudet, A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. IEEE J. Emerg. Sel. Top. Circuits Syst. 6(1), 5–12 (2016)CrossRef V. Gaudet, A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. IEEE J. Emerg. Sel. Top. Circuits Syst. 6(1), 5–12 (2016)CrossRef
11.
Zurück zum Zitat M. Glusker, D.M. Hogan, P. Vass, The ternary calculating machine of Thomas Fowler. IEEE Ann. Hist. Comput. 27(3), 4–22 (2005)MathSciNetCrossRef M. Glusker, D.M. Hogan, P. Vass, The ternary calculating machine of Thomas Fowler. IEEE Ann. Hist. Comput. 27(3), 4–22 (2005)MathSciNetCrossRef
12.
Zurück zum Zitat S.U. Haq, E. Abbasian, V.K. Sharma, T. Khurshid, H. Fathi, Energy-efficient high-speed dynamic logic-based one-trit multiplier in CNTFET technology. AEU Int. J. Electron. Commun. 175, 155088 (2024)CrossRef S.U. Haq, E. Abbasian, V.K. Sharma, T. Khurshid, H. Fathi, Energy-efficient high-speed dynamic logic-based one-trit multiplier in CNTFET technology. AEU Int. J. Electron. Commun. 175, 155088 (2024)CrossRef
13.
Zurück zum Zitat G. Hills, C. Lau, A. Wright, S. Fuller, M.D. Bishop, T. Srimani, P. Kanhaiya, R. Ho, A. Amer, Y. Stein, D. Murphy, Modern microprocessor built from complementary carbon nanotube transistors. Nature 572, 595–602 (2019)CrossRef G. Hills, C. Lau, A. Wright, S. Fuller, M.D. Bishop, T. Srimani, P. Kanhaiya, R. Ho, A. Amer, Y. Stein, D. Murphy, Modern microprocessor built from complementary carbon nanotube transistors. Nature 572, 595–602 (2019)CrossRef
14.
Zurück zum Zitat M. Huang, X. Wang, G. Xhao, P. Coquet, B. Tay, Design and implementation of ternary logic integrated circuits by using novel two-dimensional materials. Appl. Sci. 9, 4212 (2019)CrossRef M. Huang, X. Wang, G. Xhao, P. Coquet, B. Tay, Design and implementation of ternary logic integrated circuits by using novel two-dimensional materials. Appl. Sci. 9, 4212 (2019)CrossRef
15.
Zurück zum Zitat M. Jafari, S. Sayedsalehi, R.F. Mirzaee, R. Farazkish, Design of new low-power and high-speed quaternary flip-flops based on CNTFETs. Comput. Electr. Eng. 117, 109235 (2024)CrossRef M. Jafari, S. Sayedsalehi, R.F. Mirzaee, R. Farazkish, Design of new low-power and high-speed quaternary flip-flops based on CNTFETs. Comput. Electr. Eng. 117, 109235 (2024)CrossRef
16.
Zurück zum Zitat T. Khurshid, V. Singh, Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using CNTFET. AEU Int. J. Electron. Commun. 163, 154601 (2023)CrossRef T. Khurshid, V. Singh, Energy efficient design of unbalanced ternary logic gates and arithmetic circuits using CNTFET. AEU Int. J. Electron. Commun. 163, 154601 (2023)CrossRef
17.
Zurück zum Zitat Y.B. Kim, Y. Kim, F. Lombardi, A novel design methodology to optimize the speed and power of the CNTFET circuits, in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems (2009), pp. 1130–1133 Y.B. Kim, Y. Kim, F. Lombardi, A novel design methodology to optimize the speed and power of the CNTFET circuits, in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems (2009), pp. 1130–1133
18.
Zurück zum Zitat S. Lin, Y.-B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217–225 (2011)CrossRef S. Lin, Y.-B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217–225 (2011)CrossRef
19.
Zurück zum Zitat M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5, 285–296 (2011)CrossRef M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5, 285–296 (2011)CrossRef
20.
Zurück zum Zitat M.H. Moaiyeri, M. Nasiri, N. Khastoo, An efficient ternary serial adder based on carbon nanotube FETs. Eng. Sci. Technol. Int. J. 19(1), 271–278 (2016) M.H. Moaiyeri, M. Nasiri, N. Khastoo, An efficient ternary serial adder based on carbon nanotube FETs. Eng. Sci. Technol. Int. J. 19(1), 271–278 (2016)
21.
Zurück zum Zitat M.H. Moaiyeri, F. Razi, Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance. J. Comput. Electron. 16(2), 240–252 (2017)CrossRef M.H. Moaiyeri, F. Razi, Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance. J. Comput. Electron. 16(2), 240–252 (2017)CrossRef
22.
Zurück zum Zitat A. Mohammaden, M.E. Fouda, I. Alouani, CNTFET design of a multiple-port ternary register file. Microelectron. J. 113, 105076 (2021)CrossRef A. Mohammaden, M.E. Fouda, I. Alouani, CNTFET design of a multiple-port ternary register file. Microelectron. J. 113, 105076 (2021)CrossRef
23.
Zurück zum Zitat A. Naeemi, R. Sarvari, J.D. Meindl, On chip interconnect networks at the end of the roadmap: limits and nanotechnology opportunities, in International Interconnect Technology Conference (2006), pp. 201–203 A. Naeemi, R. Sarvari, J.D. Meindl, On chip interconnect networks at the end of the roadmap: limits and nanotechnology opportunities, in International Interconnect Technology Conference (2006), pp. 201–203
24.
Zurück zum Zitat A. Paul, B. Pradhan, Design of ternary and quaternary asynchronous up/down counter using CNTFET. AEU Int. J. Electron. Commun. 179, 155323 (2024)CrossRef A. Paul, B. Pradhan, Design of ternary and quaternary asynchronous up/down counter using CNTFET. AEU Int. J. Electron. Commun. 179, 155323 (2024)CrossRef
25.
Zurück zum Zitat K. Rahbari, S.A. Hosseini, Novel ternary D-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU Int. J. Electron. Commun. 109, 107–120 (2019)CrossRef K. Rahbari, S.A. Hosseini, Novel ternary D-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU Int. J. Electron. Commun. 109, 107–120 (2019)CrossRef
26.
Zurück zum Zitat F. Safipoor, R.F. Mirzaee, M. Zare, High-performance quaternary latch and D-Type flip-flop with selective outputs. Microelectron. J. 113, 105079 (2021)CrossRef F. Safipoor, R.F. Mirzaee, M. Zare, High-performance quaternary latch and D-Type flip-flop with selective outputs. Microelectron. J. 113, 105079 (2021)CrossRef
27.
Zurück zum Zitat E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. AEU Int. J. Electron. Commun. 93, 191–207 (2018)CrossRef E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. AEU Int. J. Electron. Commun. 93, 191–207 (2018)CrossRef
28.
Zurück zum Zitat T. Sharma, L. Kumre, CNFET based design of unbalanced ternary circuits using efficient shifting literals. Microelectron. J. 104, 104869 (2020)CrossRef T. Sharma, L. Kumre, CNFET based design of unbalanced ternary circuits using efficient shifting literals. Microelectron. J. 104, 104869 (2020)CrossRef
29.
Zurück zum Zitat T. Sharma, L. Kumre, Design of unbalanced ternary counters using shifting literals based D-Flip-Flops in carbon nanotube technology. Comput. Electr. Eng. 93, 107249 (2021)CrossRef T. Sharma, L. Kumre, Design of unbalanced ternary counters using shifting literals based D-Flip-Flops in carbon nanotube technology. Comput. Electr. Eng. 93, 107249 (2021)CrossRef
30.
Zurück zum Zitat S.K. Sinha, K. Kumar, S. Chaudhury, CNTFET: the emerging post-CMOS device, in International Conference on Signal Processing and Communication (2013), pp. 372–374 S.K. Sinha, K. Kumar, S. Chaudhury, CNTFET: the emerging post-CMOS device, in International Conference on Signal Processing and Communication (2013), pp. 372–374
31.
Zurück zum Zitat S. Tabrizchi, M. Taheri, K. Navi, N. Bagherzadeh, Novel CNFET ternary circuit techniques for high-performance and energy-efficient design. IET Circuits Devices Syst. 13, 193–202 (2019)CrossRef S. Tabrizchi, M. Taheri, K. Navi, N. Bagherzadeh, Novel CNFET ternary circuit techniques for high-performance and energy-efficient design. IET Circuits Devices Syst. 13, 193–202 (2019)CrossRef
32.
Zurück zum Zitat G.S. Tulevski, A.D. Franklin, D. Frank, J. Lobez, Q. Cao, H. Park, A. Afzali, S. Hen, J. Hannon, W. Haensch, Toward high-performance digital logic technology with carbon nanotubes. ACS Nano 8(9), 8730–8745 (2014)CrossRef G.S. Tulevski, A.D. Franklin, D. Frank, J. Lobez, Q. Cao, H. Park, A. Afzali, S. Hen, J. Hannon, W. Haensch, Toward high-performance digital logic technology with carbon nanotubes. ACS Nano 8(9), 8730–8745 (2014)CrossRef
33.
Zurück zum Zitat N.H. Weste, D. Harris, A. Banerjee, CMOS VLSI Design, 3rd edn. (Dorling Kindersley Pvt. Ltd., London, 2006) N.H. Weste, D. Harris, A. Banerjee, CMOS VLSI Design, 3rd edn. (Dorling Kindersley Pvt. Ltd., London, 2006)
34.
Zurück zum Zitat B.D. Yang, Low-power and area-efficient shift register using pulsed latches. IEEE Trans. Circuits Syst. I Reg. Pap. 62(6), 1564–1571 (2015)MathSciNetCrossRef B.D. Yang, Low-power and area-efficient shift register using pulsed latches. IEEE Trans. Circuits Syst. I Reg. Pap. 62(6), 1564–1571 (2015)MathSciNetCrossRef
Metadaten
Titel
Efficient Design Approaches to Model Ternary D-Flip-Flop and Shift Registers in CNT Technology
verfasst von
Trapti Sharma
Deepa Sharma
Publikationsdatum
02.09.2024
Verlag
Springer US
Erschienen in
Circuits, Systems, and Signal Processing / Ausgabe 12/2024
Print ISSN: 0278-081X
Elektronische ISSN: 1531-5878
DOI
https://doi.org/10.1007/s00034-024-02840-w