Skip to main content
Top
Published in:

13-01-2023 | Technical Paper

A new ECC implemented by FPGA with favorable combined performance of speed and area for lightweight IoT edge devices

Authors: Jun-Lin Lin, Pao-Ying Zheng, Paul C.-P. Chao

Published in: Microsystem Technologies | Issue 12/2024

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

A new algorithm of elliptic curve cryptography (ECC) is proposed with high-radix interleaved multiplication implemented to reduce computational complexity, which in result presenting an effective performance improvement from the traditional radix-2 interleaved multiplication. ECC is one of RSAs, more suitable than others to be employed in IoT devices, since it enjoys particularly the merit of shorter key lengths while keeping well the security level comparable to other RSAs. This work paid the effort to minimize integrally the operation time and the hardware area of an ECC algorithm based on the interleaved modular multiplication. The minimization is achieved via implementing the modular division part with the right-shift binary inverse algorithm to share the same hardware resource with the modular adders and subtractions. Compared to all the other related, best works on ECC, the proposed architecture reduces successfully the operation cycle time by three-quarters to 1.12 mini-sec, while the multiplier hardware requires three-quarters less area of 13.43k LUT, greatly reducing the cost of IoT devices while maintaining favorable processing speed to arrive at the best favorable figure of merit, the product of is and processing time, among past works as 15.04.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
go back to reference Arunachalam K, Perumalsamy M (2022) FPGA implementation of time-area-efficient Elliptic Curve Cryptography for entity authentication. Informacije MIDEM 52(2):89–103 Arunachalam K, Perumalsamy M (2022) FPGA implementation of time-area-efficient Elliptic Curve Cryptography for entity authentication. Informacije MIDEM 52(2):89–103
go back to reference Choi P, Lee M-K, Kim J-H, Kim DK (2017a) Low-complexity elliptic curve cryptography processor based on configurable partial modular reduction over NIST prime fields. IEEE Trans Circ Syst II Express Briefs 65(11):1703–1707 Choi P, Lee M-K, Kim J-H, Kim DK (2017a) Low-complexity elliptic curve cryptography processor based on configurable partial modular reduction over NIST prime fields. IEEE Trans Circ Syst II Express Briefs 65(11):1703–1707
go back to reference Choi P, Lee M-K, Kong J-T, Kim DK (2017b) Efficient design and performance analysis of a hardware right-shift binary modular inversion algorithm in GF (p). JSTS: J Semicond Technol Sci 17(3):425–437 Choi P, Lee M-K, Kong J-T, Kim DK (2017b) Efficient design and performance analysis of a hardware right-shift binary modular inversion algorithm in GF (p). JSTS: J Semicond Technol Sci 17(3):425–437
go back to reference De Clercq R, Uhsadel L, Van Herrewege A, Verbauwhede I (2014) Ultra low-power implementation of ECC on the ARM Cortex-M0+. In: 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 2014: IEEE, pp. 1–6. De Clercq R, Uhsadel L, Van Herrewege A, Verbauwhede I (2014) Ultra low-power implementation of ECC on the ARM Cortex-M0+. In: 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), 2014: IEEE, pp. 1–6.
go back to reference Ghosh S, Alam M, Chowdhury DR, Gupta IS (2009) Parallel crypto-devices for GF (p) elliptic curve multiplication resistant against side channel attacks. Comput Electr Eng 35(2):329–338CrossRef Ghosh S, Alam M, Chowdhury DR, Gupta IS (2009) Parallel crypto-devices for GF (p) elliptic curve multiplication resistant against side channel attacks. Comput Electr Eng 35(2):329–338CrossRef
go back to reference Ghosh S, Mukhopadhyay D, Roychowdhury D (2011) Petrel: power and timing attack resistant elliptic curve scalar multiplier based on programmable GF(p) arithmetic unit. IEEE Trans Circuits Syst I Regul Pap 58(8):1798–1812MathSciNetCrossRef Ghosh S, Mukhopadhyay D, Roychowdhury D (2011) Petrel: power and timing attack resistant elliptic curve scalar multiplier based on programmable GF(p) arithmetic unit. IEEE Trans Circuits Syst I Regul Pap 58(8):1798–1812MathSciNetCrossRef
go back to reference Hossain MS, Kong Y, Saeedi E, Vayalil NC (2017) High-performance elliptic curve cryptography processor over NIST prime fields. IET Comput Digital Tech 11(1):33–42CrossRef Hossain MS, Kong Y, Saeedi E, Vayalil NC (2017) High-performance elliptic curve cryptography processor over NIST prime fields. IET Comput Digital Tech 11(1):33–42CrossRef
go back to reference Islam MM, Hossain MS, Hasan MK, Shahjalal M, Jang YM (2019) FPGA implementation of high-speed area-efficient processor for elliptic curve point multiplication over prime field. IEEE Access 7:178811–178826CrossRef Islam MM, Hossain MS, Hasan MK, Shahjalal M, Jang YM (2019) FPGA implementation of high-speed area-efficient processor for elliptic curve point multiplication over prime field. IEEE Access 7:178811–178826CrossRef
go back to reference Islam MM, Hossain MS, Hasan MK, Shahjalal M, Jang YM (2020) Design and implementation of high-performance ECC processor with unified point addition on twisted Edwards curve. Sensors 20(18):5148CrossRef Islam MM, Hossain MS, Hasan MK, Shahjalal M, Jang YM (2020) Design and implementation of high-performance ECC processor with unified point addition on twisted Edwards curve. Sensors 20(18):5148CrossRef
go back to reference Javeed K, Wang X (2017) Low latency flexible FPGA implementation of point multiplication on elliptic curves over GF (p). Int J Circuit Theory Appl 45(2):214–228CrossRef Javeed K, Wang X (2017) Low latency flexible FPGA implementation of point multiplication on elliptic curves over GF (p). Int J Circuit Theory Appl 45(2):214–228CrossRef
go back to reference Javeed K, Wang X, Scott M (2017) High performance hardware support for elliptic curve cryptography over general prime field. Microprocess Microsyst 51:331–342CrossRef Javeed K, Wang X, Scott M (2017) High performance hardware support for elliptic curve cryptography over general prime field. Microprocess Microsyst 51:331–342CrossRef
go back to reference Javeed K, Wang X, Scott M (2015) Serial and parallel interleaved modular multipliers on FPGA platform. In: 2015 25th International Conference on Field Programmable Logic and Applications (FPL), 2015: IEEE, pp. 1–4. Javeed K, Wang X, Scott M (2015) Serial and parallel interleaved modular multipliers on FPGA platform. In: 2015 25th International Conference on Field Programmable Logic and Applications (FPL), 2015: IEEE, pp. 1–4.
go back to reference Li B, Lei B, Zhang Y, Lei S (2018) A novel and high-performance modular square scheme for elliptic curve cryptography over GF (p). IEEE Trans Circuits Syst II Express Briefs 66(4):647–651 Li B, Lei B, Zhang Y, Lei S (2018) A novel and high-performance modular square scheme for elliptic curve cryptography over GF (p). IEEE Trans Circuits Syst II Express Briefs 66(4):647–651
go back to reference Marzouqi H, Al-Qutayri M, Salah K, Schinianakis D, Stouraitis T (2015) A high-speed FPGA implementation of an RSD-based ECC processor. IEEE Trans Very Large Scale Integr Syst 24(1):151–164CrossRef Marzouqi H, Al-Qutayri M, Salah K, Schinianakis D, Stouraitis T (2015) A high-speed FPGA implementation of an RSD-based ECC processor. IEEE Trans Very Large Scale Integr Syst 24(1):151–164CrossRef
go back to reference Miller VS (1985) Use of elliptic curves in cryptography. In: Conference on the theory and application of cryptographic techniques, Springer, pp. 417–426 (1985). Miller VS (1985) Use of elliptic curves in cryptography. In: Conference on the theory and application of cryptographic techniques, Springer, pp. 417–426 (1985).
go back to reference Shah YA, Javeed K, Azmat S, Wang X (2018) A high-speed RSD-based flexible ECC processor for arbitrary curves over general prime field. Int J Circuit Theory Appl 46(10):1858–1878CrossRef Shah YA, Javeed K, Azmat S, Wang X (2018) A high-speed RSD-based flexible ECC processor for arbitrary curves over general prime field. Int J Circuit Theory Appl 46(10):1858–1878CrossRef
go back to reference Su C-S (2012) Energy-efficient scalable serial-parallel multiplication architecture for elliptic curve cryptosystem Su C-S (2012) Energy-efficient scalable serial-parallel multiplication architecture for elliptic curve cryptosystem
Metadata
Title
A new ECC implemented by FPGA with favorable combined performance of speed and area for lightweight IoT edge devices
Authors
Jun-Lin Lin
Pao-Ying Zheng
Paul C.-P. Chao
Publication date
13-01-2023
Publisher
Springer Berlin Heidelberg
Published in
Microsystem Technologies / Issue 12/2024
Print ISSN: 0946-7076
Electronic ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-022-05410-9