Skip to main content
Top

2017 | OriginalPaper | Chapter

12. Advanced System-Level Design for Automated Driving

Authors : Jan Micha Borrmann, Sebastian Ottlik, Alexander Viehl, Oliver Bringmann, Wolfgang Rosenstiel

Published in: Automated Driving

Publisher: Springer International Publishing

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Automated driving (A.D.) requires concurrent execution of multiple complex driving functions on automotive embedded platforms. In general, such systems can be partitioned into early stages including sensor processing, individual perception, and cognition functions and into later, more centralized stages that perform data fusion, planning, and decision making. In this chapter, we exemplarily concentrate on automotive embedded processing systems for perception and cognition problems, however, we expect similar problems also on later stages such as data fusion. For perception and cognition, one can observe a wide gap between required processing power and the achievable embedded realizations which have to fulfill non-functional requirements such as low power and small cost. Furthermore, these systems must perform all processing under strict safety requirements that guarantee deadlines and provide high system robustness.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
3.
go back to reference S. Altmeyer, B. Lisper, C. Maiza, J. Reineke, C. Rochange, WCET and mixed-criticality: what does confidence in WCET estimations depend upon? in OASIcs-OpenAccess Series in Informatics, vol. 47. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2015) S. Altmeyer, B. Lisper, C. Maiza, J. Reineke, C. Rochange, WCET and mixed-criticality: what does confidence in WCET estimations depend upon? in OASIcs-OpenAccess Series in Informatics, vol. 47. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2015)
5.
go back to reference F. Bellard, QEMU, a fast and portable dynamic translator, in USENIX Annual Technical Conference, FREENIX Track (2005) F. Bellard, QEMU, a fast and portable dynamic translator, in USENIX Annual Technical Conference, FREENIX Track (2005)
6.
go back to reference J. Borrmann, A. Viehl, O. Bringmann, W. Rosenstiel, Parallel video-based traffic sign recognition on the intel SCC many-core platform, in Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing (DASIP) (2012), pp. 1–2 J. Borrmann, A. Viehl, O. Bringmann, W. Rosenstiel, Parallel video-based traffic sign recognition on the intel SCC many-core platform, in Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing (DASIP) (2012), pp. 1–2
7.
go back to reference J. Borrmann, F. Haxel, D. Nienhüser, A. Viehl, J. Zöllner, O. Bringmann, W. Rosenstiel, STELLaR - a case-study on SysTEmaticaLLy embedding a traffic light recognition, in Proceedings of the 17th IEEE International Conference on Intelligent Transportation Systems (ITSC) (2014), pp. 1258–1265. doi:10.1109/ITSC.2014.6957860 J. Borrmann, F. Haxel, D. Nienhüser, A. Viehl, J. Zöllner, O. Bringmann, W. Rosenstiel, STELLaR - a case-study on SysTEmaticaLLy embedding a traffic light recognition, in Proceedings of the 17th IEEE International Conference on Intelligent Transportation Systems (ITSC) (2014), pp. 1258–1265. doi:10.​1109/​ITSC.​2014.​6957860
8.
go back to reference J. Borrmann, F. Haxel, A. Viehl, O. Bringmann, W. Rosenstiel, Safe and efficient runtime resource management in heterogeneous systems for automated driving, in Proceedings of the 18th IEEE International Conference on Intelligent Transportation Systems (ITSC) (2015) J. Borrmann, F. Haxel, A. Viehl, O. Bringmann, W. Rosenstiel, Safe and efficient runtime resource management in heterogeneous systems for automated driving, in Proceedings of the 18th IEEE International Conference on Intelligent Transportation Systems (ITSC) (2015)
9.
go back to reference O. Bringmann, W. Ecker, A. Gerstlauer, A. Goyal, D. Mueller-Gritschneder, P. Sasidharan, S. Singh, The next generation of virtual prototyping: ultra-fast yet accurate simulation of HW/SW systems, in Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (EDA Consortium, Grenoble, 2015), pp. 1698–1707 O. Bringmann, W. Ecker, A. Gerstlauer, A. Goyal, D. Mueller-Gritschneder, P. Sasidharan, S. Singh, The next generation of virtual prototyping: ultra-fast yet accurate simulation of HW/SW systems, in Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (EDA Consortium, Grenoble, 2015), pp. 1698–1707
10.
go back to reference L. Cai, D. Gajski, Transaction level modeling: an overview, in Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (ACM, New York, 2003), pp. 19–24 L. Cai, D. Gajski, Transaction level modeling: an overview, in Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (ACM, New York, 2003), pp. 19–24
11.
go back to reference W. Ecker, V. Esen, R. Schwencker, T. Steininger, M. Velten, TLM+ modeling of embedded hw/sw systems, in Proceedings of the Conference on Design, Automation and Test in Europe (European Design and Automation Association, Dresden, 2010), pp. 75–80 W. Ecker, V. Esen, R. Schwencker, T. Steininger, M. Velten, TLM+ modeling of embedded hw/sw systems, in Proceedings of the Conference on Design, Automation and Test in Europe (European Design and Automation Association, Dresden, 2010), pp. 75–80
13.
go back to reference M. Geilen, S. Stuijk, Worst-case performance analysis of synchronous dataflow scenarios. in Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (ACM, New York, 2010), pp. 125–134 M. Geilen, S. Stuijk, Worst-case performance analysis of synchronous dataflow scenarios. in Proceedings of the Eighth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (ACM, New York, 2010), pp. 125–134
14.
go back to reference R. Henia, L. Rioux, N. Sordon, G.E. Garcia, M. Panunzio, Integrating model-based formal timing analysis in the industrial development process of satellite on-board software, in Proceedings of the 2nd International Conference on Model-Driven Engineering and Software Development (MODELSWARD) (2014), pp. 619–625 R. Henia, L. Rioux, N. Sordon, G.E. Garcia, M. Panunzio, Integrating model-based formal timing analysis in the industrial development process of satellite on-board software, in Proceedings of the 2nd International Conference on Model-Driven Engineering and Software Development (MODELSWARD) (2014), pp. 619–625
15.
go back to reference IEEE Standard for Standard SystemC Language Reference Manual (2012). IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005) IEEE Standard for Standard SystemC Language Reference Manual (2012). IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005)
16.
go back to reference R. Kumar, V. Zyuban, D.M. Tullsen, Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling, in Proceedings of the 32nd International Symposium on Computer Architecture, 2005. ISCA’05 (IEEE, New York, 2005), pp. 408–419 R. Kumar, V. Zyuban, D.M. Tullsen, Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling, in Proceedings of the 32nd International Symposium on Computer Architecture, 2005. ISCA’05 (IEEE, New York, 2005), pp. 408–419
17.
go back to reference K. Lu, D. Müller-Gritschneder, U. Schlichtmann, Hierarchical control flow matching for source-level simulation of embedded software, in Proceedings of the 2012 International Symposium on System on Chip (SoC) (IEEE, New York, 2012), pp. 1–5 K. Lu, D. Müller-Gritschneder, U. Schlichtmann, Hierarchical control flow matching for source-level simulation of embedded software, in Proceedings of the 2012 International Symposium on System on Chip (SoC) (IEEE, New York, 2012), pp. 1–5
18.
go back to reference K. Lu, D. Muller-Gritschneder, U. Schlichtmann, Fast cache simulation for host-compiled simulation of embedded software, in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013 (IEEE, New York, 2013), pp. 637–642 K. Lu, D. Muller-Gritschneder, U. Schlichtmann, Fast cache simulation for host-compiled simulation of embedded software, in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013 (IEEE, New York, 2013), pp. 637–642
22.
go back to reference A. Monot, N. Navet, B. Bavoux, F. Simonot-Lion, Multisource software on multicore automotive ECUs - combining runnable sequencing with task scheduling. IEEE Trans. Ind. Electron. 59 (10), 3934–3942 (2012)CrossRef A. Monot, N. Navet, B. Bavoux, F. Simonot-Lion, Multisource software on multicore automotive ECUs - combining runnable sequencing with task scheduling. IEEE Trans. Ind. Electron. 59 (10), 3934–3942 (2012)CrossRef
24.
go back to reference D. Nienhüser, Kontextsensitive Erkennung und Interpretation fahrrelevanter statischer Verkehrselemente. Ph.D. thesis, KIT Karlsruhe (2014) D. Nienhüser, Kontextsensitive Erkennung und Interpretation fahrrelevanter statischer Verkehrselemente. Ph.D. thesis, KIT Karlsruhe (2014)
27.
go back to reference S. Ottlik, S. Stattelmann, A. Viehl, W. Rosenstiel, O. Bringmann, Context-sensitive timing simulation of binary embedded software, in Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES) (2014) S. Ottlik, S. Stattelmann, A. Viehl, W. Rosenstiel, O. Bringmann, Context-sensitive timing simulation of binary embedded software, in Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES) (2014)
28.
go back to reference S. Ottlik, J.M. Borrmann, S. Asbach, A. Viehl, W. Rosenstiel, O. Bringmann, Trace-based context-sensitive timing simulation considering execution path variations, in 21st Asia and South Pacific Design Automation Conference (ASP-DAC) (2016) S. Ottlik, J.M. Borrmann, S. Asbach, A. Viehl, W. Rosenstiel, O. Bringmann, Trace-based context-sensitive timing simulation considering execution path variations, in 21st Asia and South Pacific Design Automation Conference (ASP-DAC) (2016)
29.
go back to reference M. Pressler, A. Viehl, O. Bringmann, W. Rosenstiel, Execution cost estimation for software deployment in component-based embedded systems, in Proceedings of the 17th international ACM Sigsoft Symposium on Component-Based Software Engineering (ACM, New York, 2014), pp. 123–128 M. Pressler, A. Viehl, O. Bringmann, W. Rosenstiel, Execution cost estimation for software deployment in component-based embedded systems, in Proceedings of the 17th international ACM Sigsoft Symposium on Component-Based Software Engineering (ACM, New York, 2014), pp. 123–128
30.
go back to reference S.J. Russell, P. Norvig, Artificial Intelligence: A Modern Approach, 2. edn. Prentice Hall Series in Artificial Intelligence (Prentice Hall, Upper Saddle River, NJ, 2003) S.J. Russell, P. Norvig, Artificial Intelligence: A Modern Approach, 2. edn. Prentice Hall Series in Artificial Intelligence (Prentice Hall, Upper Saddle River, NJ, 2003)
32.
go back to reference D. Sanchez, G. Michelogiannakis, C. Kozyrakis, An analysis of on-chip interconnection networks for large-scale chip multiprocessors. ACM Trans. Archit. Code Optim. (TACO) 7 (1), 4 (2010) D. Sanchez, G. Michelogiannakis, C. Kozyrakis, An analysis of on-chip interconnection networks for large-scale chip multiprocessors. ACM Trans. Archit. Code Optim. (TACO) 7 (1), 4 (2010)
33.
go back to reference K. Schmidt, J. Harnisch, D. Marx, A. Mayer, A. Kohn, R. Deml, Timing analysis and tracing concepts for ECU development. Technical Report, SAE Technical Paper, 2014 K. Schmidt, J. Harnisch, D. Marx, A. Mayer, A. Kohn, R. Deml, Timing analysis and tracing concepts for ECU development. Technical Report, SAE Technical Paper, 2014
34.
go back to reference T. Schonwald, A. Koch, B. Ranft, A. Viehl, O. Bringmann, W. Rosenstiel, Stereo depth map computation on a Tilera TILEPro64 embedded multicore processor, in Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing (DASIP) (2012) T. Schonwald, A. Koch, B. Ranft, A. Viehl, O. Bringmann, W. Rosenstiel, Stereo depth map computation on a Tilera TILEPro64 embedded multicore processor, in Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing (DASIP) (2012)
35.
go back to reference S. Stattelmann,Source-Level Performance Estimation of Compiler-Optimized Embedded Software Considering Complex Program Transformations (Verlag Dr. Hut, Munich, 2013) S. Stattelmann,Source-Level Performance Estimation of Compiler-Optimized Embedded Software Considering Complex Program Transformations (Verlag Dr. Hut, Munich, 2013)
36.
go back to reference S. Stattelmann, O. Bringmann, W. Rosenstiel, Fast and accurate source-level simulation of software timing considering complex code optimizations, in Proceedings of the 48th Design Automation Conference (DAC) (2011) S. Stattelmann, O. Bringmann, W. Rosenstiel, Fast and accurate source-level simulation of software timing considering complex code optimizations, in Proceedings of the 48th Design Automation Conference (DAC) (2011)
42.
go back to reference D. Thach, Y. Tamiya, S. Kuwamura, A. Ike, Fast cycle estimation methodology for instruction-level emulator, in Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2012) D. Thach, Y. Tamiya, S. Kuwamura, A. Ike, Fast cycle estimation methodology for instruction-level emulator, in Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2012)
46.
go back to reference N. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. (Addison-Wesley Publishing Company, New York, 2010) N. Weste, D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. (Addison-Wesley Publishing Company, New York, 2010)
Metadata
Title
Advanced System-Level Design for Automated Driving
Authors
Jan Micha Borrmann
Sebastian Ottlik
Alexander Viehl
Oliver Bringmann
Wolfgang Rosenstiel
Copyright Year
2017
DOI
https://doi.org/10.1007/978-3-319-31895-0_12

Premium Partner