Advertisement
Published in:
2013 | OriginalPaper | Chapter
62. An Intra Prediction Hardware Architecture with Low Computational Complexity for HEVC Decoder
Authors : Hongkyun Jung, Kwangki Ryoo
Published in: Future Information Communication Technology and Applications
Publisher: Springer Netherlands
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
Abstract
In this paper, hardware architecture with shared operation unit, common operation unit and fast smoothing decision algorithm is proposed to reduce computational complexity of intra prediction in HEVC decoder. The shared operation unit shares adders computing common operations in smoothing equations to remove the computational redundancy and pre-computes the mean value of reference pixels for removing an idle cycle in DC mode. The common operation unit uses one operation unit to generate predicted pixels and filters predicted pixels in all prediction modes to reduce the number of operation units for each mode. The decision algorithm uses only bit-comparators instead of arithmetic operators. The architecture is synthesized using TSMC 0.13um CMOS technology. The gate count and the maximum operating frequency of the architecture are 40.5 k and 164 MHz, respectively. The number of processing cycles of the architecture for one 4 × 4 PU is one cycle and about 93.7 % less than the previous one.