Advertisement
Published in:
2017 | OriginalPaper | Chapter
Autonomous Agent for Universal Verification Methodology Testbench of Hard Memory Controller
Authors : R. Logeish Raj, Rosmiwati Mohd-Mokhtar
Published in: 9th International Conference on Robotic, Vision, Signal Processing and Power Applications
Publisher: Springer Singapore
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
Abstract
Pre-silicon verification process is important in an application having integrated chip design cycle. It is considered one of the biggest bottle-neck in modern day design projects. This paper intends to describe a testbench architecture that will improve verification efficiency and productivity for a Hard Memory Controller’s Sideband verification from the perspective of the test writer. The testbench architecture described by Universal Verification Methodology is reused, adapted and improved to allow higher level of automation within the testbench. The implemented autonomous agent is analyzed and compared against the regular agent for its efficiency in terms of lines of code need to be written by the test writer. The result obtained shows that the autonomous agent implemented in the architecture reduces the test writer’s burden by at least 60 % and up to 78 %.