Skip to main content
Top

2018 | OriginalPaper | Chapter

3. Continuous-Time Delta-Sigma Modulators

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

DSM ADCs trade off speed for accuracy by using oversampling and noise shaping techniques. Compared to discrete-time (DT) DSMs, usually continuous-time (CT) DSMs are applied for higher-bandwidth and lower-accuracy A/D conversions.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference R. Schreier, G.C. Temes, Understanding Delta-Sigma Data Converters (Wiley, New York, 2005) R. Schreier, G.C. Temes, Understanding Delta-Sigma Data Converters (Wiley, New York, 2005)
2.
go back to reference S.R. Norsworthy, R. Schreier, G.C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation (IEEE Press, IEEE Circuit and Systems Society, 1997) S.R. Norsworthy, R. Schreier, G.C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation (IEEE Press, IEEE Circuit and Systems Society, 1997)
3.
go back to reference J.A. Cherry, W.M. Snelgrove, Continuous-time Delta-Sigma Modulators for High Speed A/D Conversion: Theory (Kluwer Academic Publishers, Practice and Fundamental Performance Limits, 1999) J.A. Cherry, W.M. Snelgrove, Continuous-time Delta-Sigma Modulators for High Speed A/D Conversion: Theory (Kluwer Academic Publishers, Practice and Fundamental Performance Limits, 1999)
4.
go back to reference M. Dessouky, A. Kaiser, Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping. IEEE J. Solid-State Circuits 36(3), 349–355 (2001). MarCrossRef M. Dessouky, A. Kaiser, Very low-voltage digital-audio modulator with 88-dB dynamic range using local switch bootstrapping. IEEE J. Solid-State Circuits 36(3), 349–355 (2001). MarCrossRef
5.
go back to reference J. Crols, M. Steyaert, Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages. IEEE J. Solid-State Circuits 29(8), 936–942 (1994). AugCrossRef J. Crols, M. Steyaert, Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages. IEEE J. Solid-State Circuits 29(8), 936–942 (1994). AugCrossRef
6.
go back to reference S. Yan, E. Sanchez-Sinencio, A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth. IEEE J. Solid-State Circuits 39(1), 75–86 (2004) S. Yan, E. Sanchez-Sinencio, A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth. IEEE J. Solid-State Circuits 39(1), 75–86 (2004)
7.
go back to reference M. Ortmanns, F. Gerfers, Y. Manoli, A continuous-time modulator with reduced sensitivity to clock jitter through SCR feedback. IEEE Trans. Circuits Syst. I: Regul. Pap. 52(5), 875–884 (2005). MayMathSciNetCrossRef M. Ortmanns, F. Gerfers, Y. Manoli, A continuous-time modulator with reduced sensitivity to clock jitter through SCR feedback. IEEE Trans. Circuits Syst. I: Regul. Pap. 52(5), 875–884 (2005). MayMathSciNetCrossRef
8.
go back to reference P. Shettigar, S. Pavan, Design techniques for wideband single-bit continuous-time modulators with FIR feedback DACs. IEEE J. Solid-State Circuits 47(12), 2865–2879 (2012). DecCrossRef P. Shettigar, S. Pavan, Design techniques for wideband single-bit continuous-time modulators with FIR feedback DACs. IEEE J. Solid-State Circuits 47(12), 2865–2879 (2012). DecCrossRef
9.
go back to reference G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A 20-mW 640-MHz CMOS continuous-time ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB. IEEE J. Solid-State Circuits 41(12), 2641–2649 (2006). DecCrossRef G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A 20-mW 640-MHz CMOS continuous-time ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB. IEEE J. Solid-State Circuits 41(12), 2641–2649 (2006). DecCrossRef
10.
go back to reference F.M. Gardner, A transformation for digital simulation of analog filters. IEEE Trans. Commun. 34(7), 676–680 (1986). JulyCrossRef F.M. Gardner, A transformation for digital simulation of analog filters. IEEE Trans. Commun. 34(7), 676–680 (1986). JulyCrossRef
11.
go back to reference S.R. Norsworthy, Effective dithering of Sigma-Delta modulators, in Proceedings International Symposium on Circuits and Systems, 1992, pp. 1304–1307 S.R. Norsworthy, Effective dithering of Sigma-Delta modulators, in Proceedings International Symposium on Circuits and Systems, 1992, pp. 1304–1307
12.
go back to reference W.L. Lee, A novel higher-order interpolative modulator topology for high resolution oversampling A/D converters, M.S. thesis, MIT, Cambridge, MA, 1987 W.L. Lee, A novel higher-order interpolative modulator topology for high resolution oversampling A/D converters, M.S. thesis, MIT, Cambridge, MA, 1987
13.
go back to reference M. Rebeschini, N.R. van Bavel, P. Rakers, R. Greene, J. Caldwell, J.R. Haug, A 16-b 160-kHz CMOS A/D converter using sigma-delta modulation. IEEE J. Solid-State Circuits 25(2), 431–440 (1990). AprCrossRef M. Rebeschini, N.R. van Bavel, P. Rakers, R. Greene, J. Caldwell, J.R. Haug, A 16-b 160-kHz CMOS A/D converter using sigma-delta modulation. IEEE J. Solid-State Circuits 25(2), 431–440 (1990). AprCrossRef
14.
go back to reference L.J. Breems, R. Rutten, G. Wetzker, A cascaded continuous-time \(\Delta \Sigma \) modulator with 67-dB dynamic range in 10-MHz bandwidth. IEEE J. Solid-State Circuits 39(12), 2152–2160 (2004). DecCrossRef L.J. Breems, R. Rutten, G. Wetzker, A cascaded continuous-time \(\Delta \Sigma \) modulator with 67-dB dynamic range in 10-MHz bandwidth. IEEE J. Solid-State Circuits 39(12), 2152–2160 (2004). DecCrossRef
15.
go back to reference T. Leslie, B. Singh, An improved sigma-delta modulator architecture, in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 372–375, May 1990 T. Leslie, B. Singh, An improved sigma-delta modulator architecture, in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 372–375, May 1990
16.
go back to reference A. Gharbiya, D.A. Johns, A 12-bit 3.125 MHz bandwidth 0-3 MASH Delta-Sigma modulator. IEEE J. Solid-State Circuits 44(7), 2010–2018 (2009) A. Gharbiya, D.A. Johns, A 12-bit 3.125 MHz bandwidth 0-3 MASH Delta-Sigma modulator. IEEE J. Solid-State Circuits 44(7), 2010–2018 (2009)
17.
go back to reference V. Srinivasan, V. Wang, P. Satarzadeh, B. Haroun, M. Corsi, A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time Delta-Sigma modulator clocked at 6GHz in 45nm CMOS, in 2012 IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 158–160, Feb 2012 V. Srinivasan, V. Wang, P. Satarzadeh, B. Haroun, M. Corsi, A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time Delta-Sigma modulator clocked at 6GHz in 45nm CMOS, in 2012 IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 158–160, Feb 2012
18.
go back to reference P. Shettigar, S. Pavan, A 15mW 3.6GS/s CT-ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS, in 2012 IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 156–158, Feb 2012 P. Shettigar, S. Pavan, A 15mW 3.6GS/s CT-ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS, in 2012 IEEE International on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 156–158, Feb 2012
19.
go back to reference Y. Geerts, M.S.J. Steyaert, W. Sansen, A high-performance multibit CMOS ADC. IEEE J. Solid-State Circuits 35(12), 1829–1840 (2000). DecCrossRef Y. Geerts, M.S.J. Steyaert, W. Sansen, A high-performance multibit CMOS ADC. IEEE J. Solid-State Circuits 35(12), 1829–1840 (2000). DecCrossRef
20.
go back to reference J.G. Kauffman, P. Witte, J. Becker, M. Ortmanns, An 8.5 mW continuous-time modulator with 25 MHz bandwidth using digital background DAC linearization to achieve 63.5 dB SNDR and 81 dB SFDR. IEEE J. Solid-State Circuits 46(12), 2869–2881 (2011) J.G. Kauffman, P. Witte, J. Becker, M. Ortmanns, An 8.5 mW continuous-time modulator with 25 MHz bandwidth using digital background DAC linearization to achieve 63.5 dB SNDR and 81 dB SFDR. IEEE J. Solid-State Circuits 46(12), 2869–2881 (2011)
21.
go back to reference J. Silva, U. Moon, J. Steensgaard, G.C. Temes, Wideband low-distortion delta-sigma ADC topology. Electron. Lett. 37(12), 737–738 (2001). JuneCrossRef J. Silva, U. Moon, J. Steensgaard, G.C. Temes, Wideband low-distortion delta-sigma ADC topology. Electron. Lett. 37(12), 737–738 (2001). JuneCrossRef
22.
go back to reference L. Yao, M. Steyaert, W. Sansen, A 1-V, 1-MS/s, 88-dB sigma-Delta modulator in 0.13-\(\mu \)m digital CMOS technology, in 2005 Symposium on VLSI Circuits, 2005. Digest of Technical Papers, June 2005, pp. 180–183 L. Yao, M. Steyaert, W. Sansen, A 1-V, 1-MS/s, 88-dB sigma-Delta modulator in 0.13-\(\mu \)m digital CMOS technology, in 2005 Symposium on VLSI Circuits, 2005. Digest of Technical Papers, June 2005, pp. 180–183
23.
go back to reference F. Gerfers, M. Ortmanns, Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations (Springer, Berlin Heidelberg, 2006) F. Gerfers, M. Ortmanns, Continuous-Time Sigma-Delta A/D Conversion: Fundamentals, Performance Limits and Robust Implementations (Springer, Berlin Heidelberg, 2006)
Metadata
Title
Continuous-Time Delta-Sigma Modulators
Authors
Xinpeng Xing
Peng Zhu
Georges Gielen
Copyright Year
2018
DOI
https://doi.org/10.1007/978-3-319-66565-8_3