2012 | OriginalPaper | Chapter
Design and Implementation of DVB-S2 LDPC Encoder
Authors : Ye Yuhuang, Zhou Wen, Zhuang Minmin
Published in: Recent Advances in Computer Science and Information Engineering
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
In this paper, a DVB-S2 LDPC encoder based on FPGA is proposed after detailed analysis of DVB-S2 LDPC code on the basis of irregular repeat accumulate (IRA) coding algorithm. This method not only uses pipeline technique combined with all parallel structures to improve the coding efficiency, but also makes use of VHDL language to achieve DVB-S2 encoder, which meets the requirements of DVB-S2 standard on the condition of low hardware resources.