Skip to main content
Top
Published in: Wireless Personal Communications 2/2022

31-01-2022

Design of a Dynamic ADC Comparator with Low Power and Low Delay Time for IoT Application

Authors: Sajad Nejadhasan, Zahra Mehrabi-Moghadam, Ebrahim Abiri, Mohammad Reza Salehi

Published in: Wireless Personal Communications | Issue 2/2022

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

In this paper, a low power and low delay comparator circuit for the IoT applications has been designed and analyzed. In the proposed comparator, two different voltage levels have been used for the preamplifier and latch sections to control delay and power consumption. To increase the difference between the outputs in the preamplifier structure, two inverter in the inputs has been used. This technique reduces the delay of the comparator outputs. In order to reduce power consumption, the latch section is designed by using SCPG transistors. The operation frequency of this circuit is 50 MHz. In this frequency, the delay and power consumption are 340 ps and 3.55 μW, respectively. The input offset voltage is about 0.6 mV. The circuit has been designed and simulated in 65 nm CMOS technology and the chip area is 230μm2.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Ghorbani, A., & Ghaznavi-Ghoushchi, M. (2017). A novel fully differential CMOS Class-E power amplifier with higher output power and efficiency for IoT application. Wireless Personal Communications, 97(2), 3203–3213.CrossRef Ghorbani, A., & Ghaznavi-Ghoushchi, M. (2017). A novel fully differential CMOS Class-E power amplifier with higher output power and efficiency for IoT application. Wireless Personal Communications, 97(2), 3203–3213.CrossRef
2.
go back to reference Singh, M. K., & Akashe, S. (2018). Design and enactment of diverse low power techniques based schmitt trigger. Wireless Personal Communications, 101(4), 2105–2125.CrossRef Singh, M. K., & Akashe, S. (2018). Design and enactment of diverse low power techniques based schmitt trigger. Wireless Personal Communications, 101(4), 2105–2125.CrossRef
5.
go back to reference Ghanavati, B., Abiri, E., Salehi, M. R., Keyhani, A., & Sanyal, A. (2017). LSB split capacitor SAR ADC with 99.2% switching energy reduction. Analog Integrated Circuits and Signal Processing, 93(2), 375–382.CrossRef Ghanavati, B., Abiri, E., Salehi, M. R., Keyhani, A., & Sanyal, A. (2017). LSB split capacitor SAR ADC with 99.2% switching energy reduction. Analog Integrated Circuits and Signal Processing, 93(2), 375–382.CrossRef
6.
go back to reference Lu, J., & Holleman, J. (2013). A low-power high-precision comparator with time-domain bulk-tuned offset cancellation. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(5), 1158–1167.MathSciNetCrossRef Lu, J., & Holleman, J. (2013). A low-power high-precision comparator with time-domain bulk-tuned offset cancellation. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(5), 1158–1167.MathSciNetCrossRef
7.
go back to reference Rabuske, T., Rabuske, F., Fernandes, J., & Rodrigues, C. (2015). An 8-bit 0.35-V 5.04-fJ/conversion-step SAR ADC with background self-calibration of comparator offset. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(7), 1301–1307.CrossRef Rabuske, T., Rabuske, F., Fernandes, J., & Rodrigues, C. (2015). An 8-bit 0.35-V 5.04-fJ/conversion-step SAR ADC with background self-calibration of comparator offset. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(7), 1301–1307.CrossRef
8.
go back to reference Ay, S. U. (2011). A sub-1áVolt 10-bit supply boosted SAR ADC design in standard CMOS. Analog Integrated Circuits and Signal Processing, 66(2), 213–221.CrossRef Ay, S. U. (2011). A sub-1áVolt 10-bit supply boosted SAR ADC design in standard CMOS. Analog Integrated Circuits and Signal Processing, 66(2), 213–221.CrossRef
9.
go back to reference Babayan-Mashhadi, S., & Lotfi, R. (2014). Analysis and design of a low-voltage low-power double-tail comparator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(2), 343–352.CrossRef Babayan-Mashhadi, S., & Lotfi, R. (2014). Analysis and design of a low-voltage low-power double-tail comparator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(2), 343–352.CrossRef
10.
go back to reference Bahmanyar, P., Maymandi-Nejad, M., Hosseini-Khayat, S., & Berekovic, M. (2016). Design and analysis of an ultra-low-power double-tail latched comparator for biomedical applications. Analog Integrated Circuits and Signal Processing, 86(2), 159–169.CrossRef Bahmanyar, P., Maymandi-Nejad, M., Hosseini-Khayat, S., & Berekovic, M. (2016). Design and analysis of an ultra-low-power double-tail latched comparator for biomedical applications. Analog Integrated Circuits and Signal Processing, 86(2), 159–169.CrossRef
11.
go back to reference Chan, C.-H., Zhu, Y., Chio, U.-F., Sin, S.-W., Seng-Pan, U., & Martins, R. P. A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS. In IEEE Asian Solid-State Circuits Conference 2011, 2011 (pp. 233–236): IEEE Chan, C.-H., Zhu, Y., Chio, U.-F., Sin, S.-W., Seng-Pan, U., & Martins, R. P. A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS. In IEEE Asian Solid-State Circuits Conference 2011, 2011 (pp. 233–236): IEEE
12.
go back to reference Abbas, M., Furukawa, Y., Komatsu, S., Takahiro, J. Y., & Asada, K. Clocked comparator for high-speed applications in 65nm technology. In 2010 IEEE Asian Solid-State Circuits Conference, 2010 (pp. 1–4): IEEE Abbas, M., Furukawa, Y., Komatsu, S., Takahiro, J. Y., & Asada, K. Clocked comparator for high-speed applications in 65nm technology. In 2010 IEEE Asian Solid-State Circuits Conference, 2010 (pp. 1–4): IEEE
13.
go back to reference Gao, J., Li, G., & Li, Q. (2015). High-speed low-power common-mode insensitive dynamic comparator. Electronics Letters, 51(2), 134–136.MathSciNetCrossRef Gao, J., Li, G., & Li, Q. (2015). High-speed low-power common-mode insensitive dynamic comparator. Electronics Letters, 51(2), 134–136.MathSciNetCrossRef
14.
go back to reference Xu, D., Xu, S., & Chen, G. (2015). High-speed low-power and low-power supply voltage dynamic comparator. Electronics Letters, 51(23), 1914–1916.CrossRef Xu, D., Xu, S., & Chen, G. (2015). High-speed low-power and low-power supply voltage dynamic comparator. Electronics Letters, 51(23), 1914–1916.CrossRef
15.
go back to reference Wicht, B., Nirschl, T., & Schmitt-Landsiedel, D. (2004). Yield and speed optimization of a latch-type voltage sense amplifier. IEEE Journal of solid-state circuits, 39(7), 1148–1158.CrossRef Wicht, B., Nirschl, T., & Schmitt-Landsiedel, D. (2004). Yield and speed optimization of a latch-type voltage sense amplifier. IEEE Journal of solid-state circuits, 39(7), 1148–1158.CrossRef
16.
go back to reference Wong, K.-L., & Yang, C.-K. (2004). Offset compensation in comparators with minimum input-referred supply noise. IEEE Journal of solid-state circuits, 39(5), 837–840.CrossRef Wong, K.-L., & Yang, C.-K. (2004). Offset compensation in comparators with minimum input-referred supply noise. IEEE Journal of solid-state circuits, 39(5), 837–840.CrossRef
17.
go back to reference Schinkel, D., Mensink, E., Klumperink, E., Van Tuijl, E., & Nauta, B. A double-tail latch-type voltage sense amplifier with 18ps setup+ hold time. In 2007 IEEE international solid-state circuits conference. Digest of technical papers, 2007 (pp. 314–605): IEEE Schinkel, D., Mensink, E., Klumperink, E., Van Tuijl, E., & Nauta, B. A double-tail latch-type voltage sense amplifier with 18ps setup+ hold time. In 2007 IEEE international solid-state circuits conference. Digest of technical papers, 2007 (pp. 314–605): IEEE
18.
go back to reference Baker, R. J. (2008). CMOS: circuit design, layout, and simulation (Vol. 1). New York: John Wiley & Sons.CrossRef Baker, R. J. (2008). CMOS: circuit design, layout, and simulation (Vol. 1). New York: John Wiley & Sons.CrossRef
19.
go back to reference Salehi, M. R., Dastanian, R., Abiri, E., & Nejadhasan, S. (2015). A 1.58 nW power consumption and 34.45 ppm/°C temperature coefficient bandgap reference (BGR) for subblocks of RFID tag. Microelectronics Journal, 46(5), 383–389.CrossRef Salehi, M. R., Dastanian, R., Abiri, E., & Nejadhasan, S. (2015). A 1.58 nW power consumption and 34.45 ppm/°C temperature coefficient bandgap reference (BGR) for subblocks of RFID tag. Microelectronics Journal, 46(5), 383–389.CrossRef
20.
go back to reference de La Fuente-Cortes, G., Flores-Verdad, G. E., Gonzalez-Diaz, V. R., & Diaz-Mendez, A. (2017). A new CMOS comparator robust to process and temperature variations for SAR ADC converters. Analog Integrated Circuits and Signal Processing, 90(2), 301–308.CrossRef de La Fuente-Cortes, G., Flores-Verdad, G. E., Gonzalez-Diaz, V. R., & Diaz-Mendez, A. (2017). A new CMOS comparator robust to process and temperature variations for SAR ADC converters. Analog Integrated Circuits and Signal Processing, 90(2), 301–308.CrossRef
21.
go back to reference Zhu, X., Chen, Y., Kibune, M., Tomita, Y., Hamada, T., Tamura, H., et al. (2010). A dynamic offset control technique for comparator design in scaled CMOS technology. IEICE transactions on fundamentals of electronics, communications and computer sciences, 93(12), 2456–2462.CrossRef Zhu, X., Chen, Y., Kibune, M., Tomita, Y., Hamada, T., Tamura, H., et al. (2010). A dynamic offset control technique for comparator design in scaled CMOS technology. IEICE transactions on fundamentals of electronics, communications and computer sciences, 93(12), 2456–2462.CrossRef
22.
go back to reference Goll, B., & Zimmermann, H. (2009). A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65 V. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(11), 810–814. Goll, B., & Zimmermann, H. (2009). A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65 V. IEEE Transactions on Circuits and Systems II: Express Briefs, 56(11), 810–814.
Metadata
Title
Design of a Dynamic ADC Comparator with Low Power and Low Delay Time for IoT Application
Authors
Sajad Nejadhasan
Zahra Mehrabi-Moghadam
Ebrahim Abiri
Mohammad Reza Salehi
Publication date
31-01-2022
Publisher
Springer US
Published in
Wireless Personal Communications / Issue 2/2022
Print ISSN: 0929-6212
Electronic ISSN: 1572-834X
DOI
https://doi.org/10.1007/s11277-021-09201-9

Other articles of this Issue 2/2022

Wireless Personal Communications 2/2022 Go to the issue