Top

Circuits, Systems, and Signal Processing

Published in:

09-06-2024

Design of an Area Efficient and High-Performance Adder with a Novel Sum Generator

Authors: Niyas Ahamed Allavudeen, Madheswaran Muthusamy, Anand Karuppannan, Nazrin Salma Sheriff

Published in: Circuits, Systems, and Signal Processing | Issue 9/2024

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

One of the major study areas in VLSI system design is the creation of an area-efficient, high-speed adder. So this paper focused on an effective adder design as an Area Effective Novel Sum Generator (AENSG) to make it suitable for real-time applications. The major operations involved in this adder are Brent Kung addition, group kill and generate (KG) signal generation, Kill Generate Propagate (KGP) signal generation, and various sum generation categories. In the sum-generating block, AENSG is utilized to minimize the space by a reduction in the number of logic gates. Xilinx ISE 13.1 is used to synthesize and validate the suggested adder design. The 64-bit AENSG adder has 37.98%, 9.09% lesser number of logic gates and 34.81%, 28.40% lesser delay when compared with PPF/CSSA_4 and hybrid adder respectively.

previous article Recovery Conditions in Weighted Sparse Phase Retrieval via Weighted Minimization

next article Adaptive Tap-Length Based Sub-band Mean M-Estimate Filtering for Active Noise Cancellation

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

ATZelektronik

Die Fachzeitschrift ATZelektronik bietet für Entwickler und Entscheider in der Automobil- und Zulieferindustrie qualitativ hochwertige und fundierte Informationen aus dem gesamten Spektrum der Pkw- und Nutzfahrzeug-Elektronik.

Lassen Sie sich jetzt unverbindlich 2 kostenlose Ausgabe zusenden.

inform now

ATZelectronics worldwide

ATZlectronics worldwide is up-to-speed on new trends and developments in automotive electronics on a scientific level with a high depth of information.

Order your 30-days-trial for free and without any commitment.

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

F. Ahmad, N. Kandasamy, S. Reddy, R. Babu, N. Telagam, S. Ultapalli, Performance evaluation of 4-Bit MAC using hybrid GDI and transmission gate based adder multiplier circuits in 180 and 90 nm technology. Microprocess. Microsyst. 59, 15–28 (2018). https://doi.org/10.1016/j.micpro.2018.03.003CrossRef

A.A.E. Zarandi, F. Jafarzadehpour, A.S. Molahosseini, L. Sousa, New Energy-efficient hybrid wide-operand adder architecture. IET Circuits Devices Syst. 13(2), 1221–1231 (2019). https://doi.org/10.1049/iet-cds.2019.0084CrossRef

N. Kandasamy, N.M. Kumar, N. Telagam, F. Ahmad, G. Mishra, , November. Analysis of self checking and self resetting logic in CLA and CSA circuits using gate diffusion input technique. In 2019 International Conference on Smart Systems and Inventive Technology (ICSSIT) p 1–6 IEEE (2019). https://doi.org/10.1109/ICSSIT46314.2019.8987817

K. Navi, M.H. Moaiyeri, R.F. Mirzaee, O. Hashemipour, B.M. Nezhad, Two new low power full adder based on majority-NOT gates. Microelectron. J. 40(1), 126–130 (2009). https://doi.org/10.1016/j.mejo.2008.08.020CrossRef

R.F. Mirzaee, M.H. Moaiyeri, H. Khorsand, K. Navi, A new robust and hybrid high performance full adder cell. J. Circuit. Syst. Comput. 20(4), 641–655 (2011). https://doi.org/10.1142/S0218126611007517CrossRef

G. Guna, D. Prabhakaran, M. Thirumarimurugan, Active disturbance rejection control (ADRC) for a pilot scale reverse osmosis system. J. Environ. Prot. Ecol. 20(4), 1923–1934 (2019)

V.G. Oklobdzija, B.R. Zeydel, H.Q. Dao, S. Mathew, R. Krishnamurthy, Comparison of high-performance VLSI adders in the energy-delay space. IEEE Trans. very large scale integr. VLSI Syst. 13(6), 754–758 (2005). https://doi.org/10.1109/TVLSI.2005.848819CrossRef

G. Guna, D. Prabhakaran, M. Thirumarimurugan, Design, implementation, control and optimization of single stage pilot scale reverse osmosis process. Water Sci. Technol. 84(10–11), 2923–2942 (2021). https://doi.org/10.2166/wst.2021.302CrossRef

Y. He, C.H. Chang, A power-delay efficient hybrid carry look ahead/ carry-select based redundant binary to two’s complement converter. IEEE Trans. Circuit. Syst. 55(1), 336–346 (2008). https://doi.org/10.1109/TCSI.2007.913610CrossRef

10.

D. Markovic, C.C. Wang, L.P. Alarcon, T.T. Liu, J.M. Rabaey, Ultra Low-power design in near-threshold region. Proceed. IEEE 98(2), 237–252 (2010). https://doi.org/10.1109/JPROC.2009.2035453CrossRef

11.

B. Ramkumar, H.M. Kittur, Low-power and area-efficient carry select adder. IEEE Trans. Very Large Scale Integr. VLSI Syst. 20(2), 371–375 (2012). https://doi.org/10.1109/TVLSI.2010.2101621CrossRef

12.

A. Weinberger, J.L. Smith, A logic for high speed addition. Natl. Bur. Stand. Circ. 591, 3–12 (1958)

13.

J. Levy, J. Nyathi, A High Performance, low area overhead carry lookahead adder. proceedings of the international conference on embedded systems and applications, ESA '04 & Proceedings of the International Conference on VLSI, VLSI '04, June 21–24 (2004).

14.

M. Bahadori, M. Kamal, A. Afzali-Kusha, M. Pedram, High-speed and energy-efficient carry skip adder operating under a wide range of supply voltage levels. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(2), 1–13 (2015). https://doi.org/10.1109/TVLSI.2015.2405133CrossRef

15.

H. You, J. Yuan, W. Tang, S. Qiao, An energy and area efficient carry select adder with dual carry adder cell. Electronics 8(1129), 1–10 (2019). https://doi.org/10.3390/electronics8101129CrossRef

16.

M. Hasan, M.J. Hossain, U.K. Saha, M.S. Tarif, (2018) Overview and Comparative Performance Analysis of Various Full Adder Cells in 90 nm Technology. 2018 4th International Conference on Computing Communication and Automation (ICCCA) https://doi.org/10.1109/CCAA.2018.8777684

17.

M. Valinataj, An enhanced self-checking carry select adder utilizing the concept of self-checking full adder. Int. J. Eng. 34(02), 433–442 (2021). https://doi.org/10.5829/IJE.2021.34.02B.15CrossRef

18.

F. Jafarzadehpour, A.S. Molahosseini, A.A. Emrani Zarandi, L. Sousa, New energy-efficient hybrid wide-operand adder architecture. IET Circuit. Devices Syst. 13(2), 1221–1231 (2019). https://doi.org/10.1049/iet-cds.2019.0084CrossRef

19.

X. Cui, W. Liu, S. Wang, E.E. Swartzlander, F. Lombardi, Design of high-speed wide-word hybrid parallel-prefix/carry-select and skip adders. J. Signal Process. Syst. 90(3), 409–419 (2018). https://doi.org/10.1007/s11265-017-1249-3CrossRef

20.

S.K. Singhal, B.K. Mohanty, S.K. Patel, G. Saxena, Efficient diminished-1 modulo (2 n+ 1) adder using parallel prefix adder. J. Circuit. Syst. Comput. 29(12), 2050186 (2020). https://doi.org/10.1142/S0218126620501868CrossRef

21.

B. Sakthivel, A. Padma, Area and delay efficient accuracy reconfigurable adder design. Microprocess. Microsyst. 73, 1–12 (2020). https://doi.org/10.1016/j.micpro.2019.102958CrossRef

22.

K.B. Lakshmi, S. Tejaswi, S.C.Vamsi, B. Jeevanarani, A novel area efficient parity generator and checker circuits design using QCA. In 2020 International Conference on Inventive Computation Technologies (ICICT) p 1108–1113 IEEE (2020). https://doi.org/10.1109/ICICT48043.2020.9112545

23.

D. Arulraj, A.Rajaram, Efficient implementation of digital filters using a booth multipliers with low power and bandstop responses.

24.

J. Garg, S. Wariya, Design of low power arithmetic logic unit using SHE assisted STT/MTJ. Int. J. Comput. Digit. Syst. 14(1), 1–1 (2023). https://doi.org/10.12785/ijcds/140110CrossRef

25.

V. Pudi, K. Sridharan, Low complexity design of ripple carry and brent-kung adders in QCA. IEEE Trans. Nanotechnol. 11(1), 105–109 (2012). https://doi.org/10.1109/TNANO.2011.2158006CrossRef

26.

I. Ouretas, C. Basetas, V. Paliouras, Low-power logarithmic number system addition/subtraction and their impact in their digital filters. IEEE Trans. Comput. 62(11), 2196–2209 (2013). https://doi.org/10.1109/TC.2012.111MathSciNetCrossRef

27.

R. Mirzaee, G. Ragunath, Low power area optimized and high speed carry select adder using optimized half sum and carry generation unit for FIR filter. J. Ambient. Intell. Humaniz. Comput. 12, 5513–5524 (2011). https://doi.org/10.1007/s12652-020-02062-3CrossRef

Title: Design of an Area Efficient and High-Performance Adder with a Novel Sum Generator
Authors: Niyas Ahamed Allavudeen
Madheswaran Muthusamy
Anand Karuppannan
Nazrin Salma Sheriff
Publication date: 09-06-2024
Publisher: Springer US
Published in: Circuits, Systems, and Signal Processing / Issue 9/2024
Print ISSN: 0278-081X
Electronic ISSN: 1531-5878
DOI: https://doi.org/10.1007/s00034-024-02724-z

A Generalized Rearranged Coprime Array Configuration for Direction-of-Arrival Estimation with Increased Degrees of Freedom

Short Paper

Springer Professional

Design of an Area Efficient and High-Performance Adder with a Novel Sum Generator

Abstract

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

ATZelektronik

ATZelectronics worldwide

Springer Professional "Technik"

Other articles of this Issue 9/2024

The Second-Order Sliding Mode Control Algorithm for Fixed-Time Stability of Nonlinear Systems

Adaptive Tap-Length Based Sub-band Mean M-Estimate Filtering for Active Noise Cancellation

WMHMT-IWD: Weibull Mixtures-HMT Based Image Watermark Detector

Event-Triggered State Observer Design for a Class of Nonlinear Time-Delay Fractional-Order Systems

A Generalized Rearranged Coprime Array Configuration for Direction-of-Arrival Estimation with Increased Degrees of Freedom

Fractional Order Convex Linear Prediction for Signal Modelling

Springer Professional

Abstract

Please log in to get access to your license.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

ATZelektronik

ATZelectronics worldwide

Springer Professional "Technik"

The Second-Order Sliding Mode Control Algorithm for Fixed-Time Stability of Nonlinear Systems

Adaptive Tap-Length Based Sub-band Mean M-Estimate Filtering for Active Noise Cancellation

WMHMT-IWD: Weibull Mixtures-HMT Based Image Watermark Detector

Event-Triggered State Observer Design for a Class of Nonlinear Time-Delay Fractional-Order Systems

A Generalized Rearranged Coprime Array Configuration for Direction-of-Arrival Estimation with Increased Degrees of Freedom

Fractional Order Convex Linear Prediction for Signal Modelling