2019 | OriginalPaper | Chapter
Design Optimization of 10 nm Channel Length InGaAs Vertical Gate-All-Around Transistor (Nanowire)
Authors : Shreyas Kulkarni, Sangeeta Joshi, Dattatray Bade, Subha Subramaniam
Published in: Computing, Communication and Signal Processing
Publisher: Springer Singapore
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by