Skip to main content
Top

2009 | OriginalPaper | Chapter

Efficient Structures for PLL’s Loop Filter Design in FPGAs in High-Datarate Wireless Receivers – Theory and Case Study

Author : Yair Linn

Published in: Wireless Technology

Publisher: Springer US

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

In most contemporary phase lock loops (PLLs) used in high-datarate wireless receivers, some or all of the PLL’s components are implemented digitally, in particular the PLL’s loop filter. In this chapter we develop the theory behind new efficient structures for the implementation of loop filters within FPGAs (Field Programmable Gate Arrays) using fixed-point arithmetic. The theory is then investigated via a case study, in which we present FPGA hardware mapping results that show that employing the proposed method results in a decrease of more than 70% in the logic gate count needed as compared to the conventional implementation.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Footnotes
1
As for symbol timing clocks, these are usually derived from crystal oscillators, which also usually have negligible phase noise at a frequency offset of several kHz.
 
2
Here for simplicity we are multiplying two positive numbers. When one or more of the numbers is negative then tricky sign and sign-extension issues are present. These issues are quite easy and straightforward to resolve, and this subject is treated in Section 8.2.1.
 
3
The fact that we have over-engineered the filter by adding eight more LSB bits to the datapath to represent the fractional part of the results of operations (see Fig. 9, Section 7.4) also helps since this reduces the error magnitude of an LSB error by 256, i.e., more than 2 orders of magnitude.
 
Literature
1.
go back to reference H. Meyr, M. Moeneclaey, and S. Fechtel, Digital communication receivers: synchronization, channel estimation, and signal processing. NY: Wiley, 1998. H. Meyr, M. Moeneclaey, and S. Fechtel, Digital communication receivers: synchronization, channel estimation, and signal processing. NY: Wiley, 1998.
2.
go back to reference U. Mengali and A. N. DAndrea, Synchronization techniques for digital receivers. NY: Plenum Press, 1997. U. Mengali and A. N. DAndrea, Synchronization techniques for digital receivers. NY: Plenum Press, 1997.
3.
go back to reference H. Meyr and G. Ascheid, Synchronization in digital communications. NY: Wiley, 1990. H. Meyr and G. Ascheid, Synchronization in digital communications. NY: Wiley, 1990.
4.
go back to reference F. M. Gardner, Phaselock techniques, 2nd ed. NY: Wiley, 1979. F. M. Gardner, Phaselock techniques, 2nd ed. NY: Wiley, 1979.
5.
go back to reference R. E. Best, Phase-locked loops: theory, design, and applications, 2nd ed. NY: McGraw-Hill, 1993. R. E. Best, Phase-locked loops: theory, design, and applications, 2nd ed. NY: McGraw-Hill, 1993.
6.
go back to reference W. P. Robins, Phase noise in signal sources. (Theory and applications). London: Peter Peregrinus, 1982. W. P. Robins, Phase noise in signal sources. (Theory and applications). London: Peter Peregrinus, 1982.
7.
go back to reference ETSI (European Telecommunications Standards Institute), “DVB-S2 Technical Report ETSI TR 102 376 V1.1.1,” 2005. ETSI (European Telecommunications Standards Institute), “DVB-S2 Technical Report ETSI TR 102 376 V1.1.1,” 2005.
8.
go back to reference Y. Linn, “A Methodical Approach to Hybrid PLL Design for High-Speed Wireless Communications,” in Proc. 8th IEEE Wireless and Microwave Technology Conf. (WAMICON 2006), Clearwater, FL, Dec. 4–5, 2006. Y. Linn, “A Methodical Approach to Hybrid PLL Design for High-Speed Wireless Communications,” in Proc. 8th IEEE Wireless and Microwave Technology Conf. (WAMICON 2006), Clearwater, FL, Dec. 4–5, 2006.
9.
go back to reference Y. Linn, “A Tutorial on Hybrid PLL Design for Synchronization in Wireless Receivers,” in Proc. International Seminar: 15 Years of Electronic Engineering, Universidad Pontificia Bolivariana, Bucaramanga, Colombia, Aug. 15–19, 2006 (invited paper). Y. Linn, “A Tutorial on Hybrid PLL Design for Synchronization in Wireless Receivers,” in Proc. International Seminar: 15 Years of Electronic Engineering, Universidad Pontificia Bolivariana, Bucaramanga, Colombia, Aug. 15–19, 2006 (invited paper).
10.
go back to reference Y. Linn, “Synchronization and Receiver Structures in Digital Wireless Communications (workshop notes),” in International Seminar: 15 Years of Electronic Engineering. Universidad Pontificia Bolivariana, Bucaramanga, Colombia, Aug. 15–19, 2006. Y. Linn, “Synchronization and Receiver Structures in Digital Wireless Communications (workshop notes),” in International Seminar: 15 Years of Electronic Engineering. Universidad Pontificia Bolivariana, Bucaramanga, Colombia, Aug. 15–19, 2006.
11.
go back to reference A. Blanchard, Phase-locked loops. Application to coherent receiver design. NY: Wiley, 1976. A. Blanchard, Phase-locked loops. Application to coherent receiver design. NY: Wiley, 1976.
12.
go back to reference J. J. D'Azzo and C. H. Houpis, Linear control system analysis and design: conventional and modern, 3rd ed. NY: McGraw-Hill, 1988. J. J. D'Azzo and C. H. Houpis, Linear control system analysis and design: conventional and modern, 3rd ed. NY: McGraw-Hill, 1988.
13.
go back to reference A. V. Oppenheim and R. W. Schafer, Discrete-time signal processing. NJ: Prentice Hall, 1989.MATH A. V. Oppenheim and R. W. Schafer, Discrete-time signal processing. NJ: Prentice Hall, 1989.MATH
14.
go back to reference F. M. Gardner, “Interpolation in digital modems. I. Fundamentals,” IEEE Trans. Commun., 41, 3, 501–507, Mar. 1993.CrossRefMATH F. M. Gardner, “Interpolation in digital modems. I. Fundamentals,” IEEE Trans. Commun., 41, 3, 501–507, Mar. 1993.CrossRefMATH
15.
go back to reference S. Brown and Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, 2nd ed. NY: McGraw-Hill, 2005. S. Brown and Z. Vranesic, Fundamentals of Digital Logic with VHDL Design, 2nd ed. NY: McGraw-Hill, 2005.
Metadata
Title
Efficient Structures for PLL’s Loop Filter Design in FPGAs in High-Datarate Wireless Receivers – Theory and Case Study
Author
Yair Linn
Copyright Year
2009
Publisher
Springer US
DOI
https://doi.org/10.1007/978-0-387-71787-6_8