Skip to main content
Top
Published in: The Journal of Supercomputing 2/2021

06-06-2020

Evaluating the computational performance of the Xilinx Ultrascale+ EG Heterogeneous MPSoC

Published in: The Journal of Supercomputing | Issue 2/2021

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

The emergent technology of Multi-Processor System-on-Chip (MPSoC), which combines heterogeneous computing with the high performance of Field Programmable Gate Arrays (FPGAs) is a very interesting platform for a huge number of applications ranging from medical imaging and augmented reality to high-performance computing in space. In this paper, we focus on the Xilinx Zynq UltraScale+ EG Heterogeneous MPSoC, which is composed of four different processing elements (PE): a dual-core Cortex-R5, a quad-core ARM Cortex-A53, a graphics processing unit (GPU) and a high end FPGA. Proper use of the heterogeneity and the different levels of parallelism of this platform becomes a challenging task. This paper evaluates this platform and each of its PEs to carry out fundamental operations in terms of computational performance. To this end, we evaluate image-based applications and a matrix multiplication kernel. On former, the image-based applications leverage the heterogeneity of the MPSoc and strategically distributes its tasks among both kinds of CPU cores and the FPGA. On the latter, we analyze separately each PE using different matrix multiplication benchmarks in order to assess and compare their performance in terms of MFlops. This kind of operations are being carried out for example in a large number of space-related applications where the MPSoCs are currently gaining momentum. Results stand out the fact that different PEs can collaborate efficiently with the aim of accelerating the computational-demanding tasks of an application. Another important aspect to highlight is that leveraging the parallel OpenBLAS library we achieve up to 12 GFlops with the four Cortex-A53 cores of the platform, which is a considerable performance for this kind of devices.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Wolf W, Jerraya AA, Martin G (2008) Multiprocessor system-on-chip (mpsoc) technology. IEEE Trans Comput Aid Design Integr Circ Syst 27(10):1701–1713CrossRef Wolf W, Jerraya AA, Martin G (2008) Multiprocessor system-on-chip (mpsoc) technology. IEEE Trans Comput Aid Design Integr Circ Syst 27(10):1701–1713CrossRef
2.
go back to reference Avnet Inc, Ultra96-V2 Hardware user guide. Version 1.0, 2019 Avnet Inc, Ultra96-V2 Hardware user guide. Version 1.0, 2019
3.
go back to reference Tumeo A, Ceriani M, Palermo G et al (2017) Real-time considerations for rugged embedded systems, in Rugged Embedded Systems. Morgan Kaufmann, Boston, pp 39–56 Tumeo A, Ceriani M, Palermo G et al (2017) Real-time considerations for rugged embedded systems, in Rugged Embedded Systems. Morgan Kaufmann, Boston, pp 39–56
5.
go back to reference Guertin SM (2014) Candidate CubeSat Processors, NASA NEPP EEE Parts for Small Missions Workshop, September 10–11, NASA GSFC, Greenbelt, MD, United States Guertin SM (2014) Candidate CubeSat Processors, NASA NEPP EEE Parts for Small Missions Workshop, September 10–11, NASA GSFC, Greenbelt, MD, United States
6.
go back to reference NASA, Mission Design Division Ames Research Center, Small spacecraft technology state of the art, NASA/TP-2015-216648/REV1, 2015 NASA, Mission Design Division Ames Research Center, Small spacecraft technology state of the art, NASA/TP-2015-216648/REV1, 2015
7.
8.
go back to reference Kosmidis L, Lachaize J, Abella J, Notebaert O, Cazorla FJ, Steenari D (2019) GPU4S: Embedded GPUs in Space. In: 22nd Euromicro Conference on Digital System Design, DSD 2019, Kallithea, Greece 2019, pp 399–405 Kosmidis L, Lachaize J, Abella J, Notebaert O, Cazorla FJ, Steenari D (2019) GPU4S: Embedded GPUs in Space. In: 22nd Euromicro Conference on Digital System Design, DSD 2019, Kallithea, Greece 2019, pp 399–405
10.
go back to reference European Space Agency, Next Generation Space Digital Signal Processor (NGDSP) benchmarks from ESA, 2009 European Space Agency, Next Generation Space Digital Signal Processor (NGDSP) benchmarks from ESA, 2009
11.
go back to reference Lentaris G, Maragos K, Stratakos I et al (2018) High-performance embedded computing in space: evaluation of platforms for vision-based navigation. J Aerosp Inform Syst 15(4):178–192CrossRef Lentaris G, Maragos K, Stratakos I et al (2018) High-performance embedded computing in space: evaluation of platforms for vision-based navigation. J Aerosp Inform Syst 15(4):178–192CrossRef
12.
go back to reference Mitra G, Johnston B, Rendell A, et al (2013) Use of SIMD Vector Operations to Accelerate Application Code Performance on Low-Powered ARM and Intel Platforms. In: IEEE 27th International Parallel and Distributed Processing Symposium Workshops PhD Forum (IPDPSW), pp 1107–1116 Mitra G, Johnston B, Rendell A, et al (2013) Use of SIMD Vector Operations to Accelerate Application Code Performance on Low-Powered ARM and Intel Platforms. In: IEEE 27th International Parallel and Distributed Processing Symposium Workshops PhD Forum (IPDPSW), pp 1107–1116
13.
go back to reference Cloutier MF, Paradis C, Weaver VM (2016) A raspberry pi cluster instrumented for fine-grained power measurement. Electronics 5(4):61CrossRef Cloutier MF, Paradis C, Weaver VM (2016) A raspberry pi cluster instrumented for fine-grained power measurement. Electronics 5(4):61CrossRef
14.
go back to reference Peng BWT, Jin X, Wang C (2016) An accelerating solution for n-body MOND simulation with FPGA-SoC. Int J Reconfig Comput 2016:1–11CrossRef Peng BWT, Jin X, Wang C (2016) An accelerating solution for n-body MOND simulation with FPGA-SoC. Int J Reconfig Comput 2016:1–11CrossRef
15.
go back to reference Tippetts BJ, Lee D, Lillywhite KD, Archibald JK (2016) Review of stereo vision algorithms and their suitability for resource-limited systems. J. Real Time Image Process 11(1):5–25CrossRef Tippetts BJ, Lee D, Lillywhite KD, Archibald JK (2016) Review of stereo vision algorithms and their suitability for resource-limited systems. J. Real Time Image Process 11(1):5–25CrossRef
16.
go back to reference Tweddle BE (2010) Computer vision based navigation for spacecraft proximity operations, Master’s thesis. Massachusetts Institute of Technology, Cambridg Tweddle BE (2010) Computer vision based navigation for spacecraft proximity operations, Master’s thesis. Massachusetts Institute of Technology, Cambridg
17.
go back to reference Rudolph D, Wilson C, Stewart J, et al (2014) CSP: A Multifaceted Hybrid Architecture for Space Computing. In: Proceedings of the 28th Annual AIAA/USU Conference on Small Satellites Rudolph D, Wilson C, Stewart J, et al (2014) CSP: A Multifaceted Hybrid Architecture for Space Computing. In: Proceedings of the 28th Annual AIAA/USU Conference on Small Satellites
18.
go back to reference Iturbe X, Keymeulen D, Ozer, et al (2015) An integrated SoC for science data processing in next-generation space flight instruments avionics. In: 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp 134–141 Iturbe X, Keymeulen D, Ozer, et al (2015) An integrated SoC for science data processing in next-generation space flight instruments avionics. In: 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp 134–141
19.
go back to reference Lentaris G, Stamoulias I, Diamantopoulos D, et al (2015) Spartan/sextant/compass: Advancing space rover vision via reconfigurable platforms. In: Applied Reconfigurable Computing. Sano K, Soudris D, Hübner M, Diniz PC (eds) pp 475–486 Lentaris G, Stamoulias I, Diamantopoulos D, et al (2015) Spartan/sextant/compass: Advancing space rover vision via reconfigurable platforms. In: Applied Reconfigurable Computing. Sano K, Soudris D, Hübner M, Diniz PC (eds) pp 475–486
20.
go back to reference Xilinx Inc., Zync UltraScale+ MPSoC Base Targeted Reference Design. User Guide. UG1221. v2018.2, 2018 Xilinx Inc., Zync UltraScale+ MPSoC Base Targeted Reference Design. User Guide. UG1221. v2018.2, 2018
21.
go back to reference Cressler JD (2012) Extreme environment electronics. Industrial Electronics. CRC Press, Hoboken Cressler JD (2012) Extreme environment electronics. Industrial Electronics. CRC Press, Hoboken
22.
go back to reference Fuchs CM, Chou P, Wen X, et al. (2019) A Fault-Tolerant MPSoC For CubeSats. In 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019, Noordwijk, Netherlands, 2019 pp 1–6 Fuchs CM, Chou P, Wen X, et al. (2019) A Fault-Tolerant MPSoC For CubeSats. In 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2019, Noordwijk, Netherlands, 2019 pp 1–6
23.
go back to reference Gonzalez O, Chen Y, Ladbury RL, et al. (2018) Guidelines for Verification Strategies to Minimize RISK Based on Mission Environment, - Application and -Lifetime (MEAL), Tech. Rep. NASA/TM-2018-220074 NESC-RP-16-01117, June 2018 Gonzalez O, Chen Y, Ladbury RL, et al. (2018) Guidelines for Verification Strategies to Minimize RISK Based on Mission Environment, - Application and -Lifetime (MEAL), Tech. Rep. NASA/TM-2018-220074 NESC-RP-16-01117, June 2018
24.
go back to reference Lee D, King M, Evans W, et al. (2018) Single-Event Characterization of 16 nm FinFET Xilinx UltraScale+ Devices with Heavy Ion and Neutron Irradiation. In: 2018 IEEE Radiation Effects Data Workshop (REDW), July 2018, pp 1–8 Lee D, King M, Evans W, et al. (2018) Single-Event Characterization of 16 nm FinFET Xilinx UltraScale+ Devices with Heavy Ion and Neutron Irradiation. In: 2018 IEEE Radiation Effects Data Workshop (REDW), July 2018, pp 1–8
25.
go back to reference Glorieux M, Evans A, Lange T, et al. (2018) Single-Event Characterization of Xilinx UltraScale+ \(\textregistered \) MPSOC under Standard and Ultra-High Energy Heavy-Ion Irradiation. In: 2018 IEEE Radiation Effects Data Workshop (REDW), July 2018, pp 1–5 Glorieux M, Evans A, Lange T, et al. (2018) Single-Event Characterization of Xilinx UltraScale+ \(\textregistered \) MPSOC under Standard and Ultra-High Energy Heavy-Ion Irradiation. In: 2018 IEEE Radiation Effects Data Workshop (REDW), July 2018, pp 1–5
26.
go back to reference Xilinx Inc, Zynq UtraScale+ MPSoC Data Sheet: Overview, DS891 (v1.7), 2018 Xilinx Inc, Zynq UtraScale+ MPSoC Data Sheet: Overview, DS891 (v1.7), 2018
27.
go back to reference ARM, Cortex-R5. Technical Reference Manual. Revision r1p2, 2011 ARM, Cortex-R5. Technical Reference Manual. Revision r1p2, 2011
28.
go back to reference ARM, ARM Cortex-A53 MPCore Processor. Technical Reference Manual. Revision r0p4, 2016 ARM, ARM Cortex-A53 MPCore Processor. Technical Reference Manual. Revision r0p4, 2016
29.
go back to reference Olson T (2010) Mali-400 MP: a scalable GPU for mobile devices, in Hot3D Session. Proc. International Conference on High Performance Graphics Olson T (2010) Mali-400 MP: a scalable GPU for mobile devices, in Hot3D Session. Proc. International Conference on High Performance Graphics
30.
go back to reference Xilinx Inc., Embedded System Tools Reference Manual, UG1043 (v2019.1), 2019 Xilinx Inc., Embedded System Tools Reference Manual, UG1043 (v2019.1), 2019
31.
go back to reference Xilinx Inc, Petalinux Tools Documentation, UG1144 (v2018.3), 2018 Xilinx Inc, Petalinux Tools Documentation, UG1144 (v2018.3), 2018
32.
go back to reference Trompouki MM, Kosmidis L (2016) Towards general purpose computations on low-end mobile GPUs, in 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016, Dresden, Germany, March 14–18, 2016, pp 539–542 Trompouki MM, Kosmidis L (2016) Towards general purpose computations on low-end mobile GPUs, in 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016, Dresden, Germany, March 14–18, 2016, pp 539–542
33.
go back to reference Trompouki MM, Kosmidis L (2017) Optimisation opportunities and evaluation for GPGPU applications on low-end mobile GPUs. In: Design, Automation and Test in Europe Conference and Exhibition, DATE 2017, Lausanne, Switzerland, March 27–31, 2017, pp 950–953 Trompouki MM, Kosmidis L (2017) Optimisation opportunities and evaluation for GPGPU applications on low-end mobile GPUs. In: Design, Automation and Test in Europe Conference and Exhibition, DATE 2017, Lausanne, Switzerland, March 27–31, 2017, pp 950–953
34.
go back to reference Trompouki MM, Kosmidis L (2018) Brook auto: high-level certification-friendly programming for GPU-powered automotive systems. In: Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, June 24-29, 2018, pp 100:1–100:6 Trompouki MM, Kosmidis L (2018) Brook auto: high-level certification-friendly programming for GPU-powered automotive systems. In: Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, June 24-29, 2018, pp 100:1–100:6
35.
go back to reference Xilinx Inc, SDSoC Environment User Guide, UG1027 (v2017.4), 2018 Xilinx Inc, SDSoC Environment User Guide, UG1027 (v2017.4), 2018
36.
go back to reference Barron JL, Fleet DJ, Beauchemin SS (1994) Performance of optical flow techniques. Int J Comput Vis 12:43–77CrossRef Barron JL, Fleet DJ, Beauchemin SS (1994) Performance of optical flow techniques. Int J Comput Vis 12:43–77CrossRef
37.
go back to reference Xilinx Inc., Xilinx OpenCV User Guide. UG13233. v2019.1, 2019 Xilinx Inc., Xilinx OpenCV User Guide. UG13233. v2019.1, 2019
38.
go back to reference Dongarra J, Croz JD, Hammarling S, Hanson RJ (1985) A proposal for an extended set of Fortran basic linear algebra subprograms. ACM Signum Newsletter, New York City, pp 2–18MATH Dongarra J, Croz JD, Hammarling S, Hanson RJ (1985) A proposal for an extended set of Fortran basic linear algebra subprograms. ACM Signum Newsletter, New York City, pp 2–18MATH
39.
go back to reference NVIDIA Corporation, Jetson TX1 Developer Kit. User Guide, 2016 NVIDIA Corporation, Jetson TX1 Developer Kit. User Guide, 2016
Metadata
Title
Evaluating the computational performance of the Xilinx Ultrascale+ EG Heterogeneous MPSoC
Publication date
06-06-2020
Published in
The Journal of Supercomputing / Issue 2/2021
Print ISSN: 0920-8542
Electronic ISSN: 1573-0484
DOI
https://doi.org/10.1007/s11227-020-03342-7

Other articles of this Issue 2/2021

The Journal of Supercomputing 2/2021 Go to the issue

Premium Partner