Skip to main content
Disciplines
Automotive Business IT + Informatics Construction + Real Estate Electrical Engineering + Electronics Energy + Sustainability Insurance + Risk Finance + Banking Management + Leadership Marketing + Sales Mechanical Engineering + Materials
Events
DE
EN
Books
Journals
Topic Page
Marketing
Start single access now
Access for companies
EXTENDED SEARCH
Log in
Top
Published in:
MS 1 MINISYMPOSIUM: ADVANCED IMAGING FOR INDUSTRIAL APPLICATION Read chapter Read first chapter

2016 | Supplement | Chapter

How to Include Pareto Front Computation, Discrete Parameter Values and Aging into Analog Circuit Sizing

Author : Helmut Graeb

Published in: Progress in Industrial Mathematics at ECMI 2014

Publisher: Springer International Publishing

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Analog circuit sizing has strongly focused on the optimization of nominal performance and of the yield in the past. Recently, more topics in analog sizing have come up. These are Pareto optimization, optimization with discrete parameter values and consideration of aging effects in addition to manufacturing and operating tolerances. This contribution will illustrate these tasks and give problem formulations and solution approaches.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

inform now
previous chapter MS 16 MINISYMPOSIUM: METHODS FOR ADVANCED MULTI-OBJECTIVE OPTIMIZATION FOR eDFY OF COMPLEX NANO-SCALE CIRCUITS
next chapter Statistical Variation Aware ANN and SVM Model Generation for Digital Standard Cells
Literature
1.
Antreich, K., Graeb, H.: Circuit optimization driven by worst-case distances. In: IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 166–169 (1991)
2.
Antreich, K., Graeb, H., Wieser, C.: Circuit analysis and optimization driven by worst-case distances. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13(1), 57–71 (1994)CrossRef
3.
Eick, M., Strasser, M., Lu, K., Schlichtmann, U., Graeb, H.: Comprehensive generation of hierarchical placement rules for analog integrated circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(2), 180–193 (2011)CrossRef
4.
Eick, M., Graeb, H.: MARS: matching-driven analog sizing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(12), 1145–1158 (2012)CrossRef
5.
Eick, M., Graeb, H.: Towards automatic structural analysis of mixed-signal circuits. In: Fakhfakh, M., Tlelo-Cuautle, E., Castro-Lopez, R. (eds.) Analog/RF and Mixed-Signal Circuit Systematic Design, chap. 1, pp. 3–25. Springer, Berlin (2013)CrossRef
6.
Graeb, H.: Analog Design Centering and Sizing. Springer, Berlin (2007)
7.
Graeb, H., Zizala, S., Eckmueller, J., Antreich, K.: The sizing rules method for analog integrated circuit design. In: IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 343–349 (2001)
8.
Graeb, H., Mueller, D., Schlichtmann, U.: Pareto Optimization of Analog Circuits considering Variability. In: European Conference on Circuit Theory and Design (ECCTD), pp. 28–31 (2007)
9.
Graeb, H., Mueller-Gritschneder, D., Schlichtmann, U.: Pareto optimization of analog circuits considering variability. Int. J. Circuit Theory Appl. 37(2), 283–299 (2009)CrossRefMATH
10.
Massier, T., Graeb, H., Schlichtmann, U.: The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(12), 2209–2222 (2008)CrossRef
11.
Mueller, D., Stehr, G., Graeb, H., Schlichtmann, U.: Deterministic approaches to analog performance space exploration (PSE). In: ACM/IEEE Design Automation Conference (DAC), pp. 869–874 (2005)
12.
Mueller, D., Stehr, G., Graeb, H., Schlichtmann, U.: Fast evaluation of analog circuit structures by polytopal approximations. In: IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1479–1482 (2006)
13.
Mueller, D., Graeb, H., Schlichtmann, U.: Trade-off design of analog circuits using goal attainment and wave front sequential quadratic programming. In: Design, Automation and Test in Europe (DATE), pp. 75–80 (2007)
14.
Mueller-Gritschneder, D., Graeb, H.: Computation of yield-optimized Pareto fronts for analog integrated circuit specifications. In: Design, Automation and Test in Europe (DATE) (2010)
15.
Mueller-Gritschneder, D., Graeb, H., Schlichtmann, U.: A successive approach to compute the bounded Pareto front of practical multi-objective optimization problems. SIAM J Optim. 20(2), 915–934 (2009)MathSciNetCrossRefMATH
16.
Pan, X., Graeb, H.: Degradation-aware analog design flow for lifetime yield analysis and optimization. In: IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2009)
17.
Pan, X., Graeb, H.: Lifetime yield optimization: towards a robust analog design for reliability. In: Design, Automation and Test in Europe (DATE) University Booth (2010)
18.
Pan, X., Graeb, H.: Reliability analysis of analog circuits by lifetime yield prediction using worst-case distance degradation rate. In: IEEE International Symposium on Quality Electronic Design (ISQED) (2010)
19.
Pan, X., Graeb, H.: Reliability analysis of analog circuits using quadratic lifetime worst-case distance prediction. In: IEEE Custom Integrated Circuits Conference (CICC) (2010)
20.
Pan, X., Graeb, H.: Lifetime Yield Optimization of Analog Circuits Considering Process Variations and Parameter Degradations, chap. 6, pp. 131–146. InTech (2011)
21.
Pan, X., Graeb, H.: Reliability optimization of analog circuits with aged sizing rules and area trade-off. In: edaWorkshop, pp. 33–38. VDE Verlag GmbH (2011)
22.
Pan, X., Graeb, H.: Reliability optimization of analog integrated circuits considering the trade-off between lifetime and area. Microelectron. Reliab. 52(8), 1559–1564 (2012)CrossRef
23.
Pehl, M., Graeb, H.: RaGAzi: A random and gradient-based approach to analog sizing for mixed discrete and continuous parameters. In: International Symposium on Integrated Circuits (ISIC) (2009)
24.
Pehl, M., Graeb, H.: Dimensionierung Analoger Schaltungen mit diskreten Parametern unter Verwendung eines Zufalls- und Gradientenbasierten Ansatzes. In: ITG/GMM-Fachtagung Entwurf von analogen Schaltungen mit CAE-Methoden (ANALOG) (2010)
25.
Pehl, M., Graeb, H.: An SQP and branch-and-bound based approach for discrete sizing of analog circuits, chap. 13, pp. 297–316. InTech (2011)
26.
Pehl, M., Graeb, H.: Tolerance design of analog circuits using a branch-and-bound based approach. J. Circuits Syst. Comput. 21(8), 1240022, 17p. (2012)
27.
Pehl, M., Massier, T., Graeb, H., Schlichtmann, U.: A random and pseudo-gradient approach for analog circuit sizing with non-uniformly discretized parameters. In: IEEE International Conference on Computer Design (ICCD), pp. 188–193 (2008)
28.
Pehl, M., Zwerger, M., Graeb, H.: Sizing analog circuits using an SQP and branch and bound based approach. In: IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2010)
29.
Pehl, M., Zwerger, M., Graeb, H.: Variability-aware automated sizing of analog circuits considering discrete design parameters. In: International Symposium on Integrated Circuits (ISIC) (2011)
30.
Zou, J., Mueller, D., Graeb, H., Schlichtmann, U., Hennig, E., Sommer, R.: Fast automatic sizing of a charge pump phase-locked loop based on behavioral models. In: IEEE International Behavioral Modeling and Simulation Conference, pp. 100–105 (2005)
31.
Zou, J., Mueller, D., Graeb, H., Schlichtmann, U.: A CPPLL hierarchical optimization methodology considering jitter, power and locking time. In: ACM/IEEE Design Automation Conference (DAC), pp. 19–24 (2006)
32.
Zou, J., Mueller, D., Graeb, H., Schlichtmann, U.: Optimization of SC ΣΔ modulators based on worst-case-aware Pareto-optimal fronts. In: IEEE Custom Integrated Circuits Conference (CICC), pp. 607–610 (2007)
33.
Zou, J., Mueller, D., Graeb, H., Schlichtmann, U.: Pareto-front computation and automatic sizing of CPPLLs. In: IEEE International Symposium on Quality Electronic Design, pp. 481–486 (2007)
Metadata
Title
How to Include Pareto Front Computation, Discrete Parameter Values and Aging into Analog Circuit Sizing
Author
Helmut Graeb
Copyright Year
2016
Book
Progress in Industrial Mathematics at ECMI 2014

Print ISBN: 978-3-319-23412-0

Electronic ISBN: 978-3-319-23413-7

Copyright Year: 2016

DOI
https://doi.org/10.1007/978-3-319-23413-7_56

Premium Partner

    Image Credits