Skip to main content
Top
Published in:
Cover of the book

2017 | OriginalPaper | Chapter

9. Implementation of Concurrent Control Systems in FPGA

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

This chapter deals with the implementation of the integrated concurrent control systems in an FPGA. At the beginning, an overview of the programmable devices is given including the structure and functionality of such systems. Next, the implementation rules of the concurrent systems in the FPGA are introduced. Furthermore, the possibility of partial reconfiguration of the controller implemented in reconfigurable device is discussed. Two reconfiguration approaches are proposed: static (the device is stopped during the configuration process) and dynamic (the device is running during the configuration process). The presented ideas are illustrated by examples of concurrent control systems shown in previous chapters. Please note, that general descriptions regarding structure of the FPGA and its reconfiguration possibility refer to the Xilinx Virtex-5 family.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
3.
go back to reference Adamski M, Karatkevich A, Wegrzyn M (eds) (2005) Design of embedded control systems. Springer, New York. ISBN:0-387-23630-9 Adamski M, Karatkevich A, Wegrzyn M (eds) (2005) Design of embedded control systems. Springer, New York. ISBN:0-387-23630-9
5.
go back to reference Baranov SI (1994) Logic synthesis for control automata. Kluwer Academic Publishers, Boston, MACrossRefMATH Baranov SI (1994) Logic synthesis for control automata. Kluwer Academic Publishers, Boston, MACrossRefMATH
6.
go back to reference Barkalov A, Wegrzyn M, Wiśniewski R (2006) Partial reconfiguration of compositional microprogram control units implemented on FPGAs. In: Proceedings of IFAC workshop on programmable devices and embedded systems (Brno), pp. 116–119 Barkalov A, Wegrzyn M, Wiśniewski R (2006) Partial reconfiguration of compositional microprogram control units implemented on FPGAs. In: Proceedings of IFAC workshop on programmable devices and embedded systems (Brno), pp. 116–119
7.
go back to reference Batlle J, Martı J, Ridao P, Amat J (2002) A new FPGA/DSP-based parallel architecture for real-time image processing. Real-Time Imaging 8(5):345–356CrossRefMATH Batlle J, Martı J, Ridao P, Amat J (2002) A new FPGA/DSP-based parallel architecture for real-time image processing. Real-Time Imaging 8(5):345–356CrossRefMATH
8.
go back to reference Bukowiec A, Doligalski M (2013) Petri net dynamic partial reconfiguration in FPGA. In: Computer aided systems theory-EUROCAST. Springer, pp. 436–443 Bukowiec A, Doligalski M (2013) Petri net dynamic partial reconfiguration in FPGA. In: Computer aided systems theory-EUROCAST. Springer, pp. 436–443
9.
go back to reference Chodowiec P, Gaj K (2003) Very compact FPGA implementation of the aes algorithm. In: Cryptographic hardware and embedded systems-CHES 2003. Springer, pp. 319–333 Chodowiec P, Gaj K (2003) Very compact FPGA implementation of the aes algorithm. In: Cryptographic hardware and embedded systems-CHES 2003. Springer, pp. 319–333
10.
go back to reference Crookes, D, Benkrid, K, Bouridane A, Alotaibi K, Benkrid A (2000) Design and implementation of a high level programming environment for FPGA-based image processing. In: Vision, image and signal processing, IEE proceedings-, vol 147. IET, pp. 377–384 Crookes, D, Benkrid, K, Bouridane A, Alotaibi K, Benkrid A (2000) Design and implementation of a high level programming environment for FPGA-based image processing. In: Vision, image and signal processing, IEE proceedings-, vol 147. IET, pp. 377–384
11.
go back to reference Czerwinski R, Kania D (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst Embed Hardw Des 36(1):45–61CrossRef Czerwinski R, Kania D (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst Embed Hardw Des 36(1):45–61CrossRef
12.
go back to reference De Castro A, Zumel P, García O, Riesgo T, Uceda J (2003) Concurrent and simple digital controller of an ac/dc converter with power factor correction based on an FPGA. IEEE Trans Power Electron 18(1):334–343CrossRef De Castro A, Zumel P, García O, Riesgo T, Uceda J (2003) Concurrent and simple digital controller of an ac/dc converter with power factor correction based on an FPGA. IEEE Trans Power Electron 18(1):334–343CrossRef
13.
go back to reference Deepakumara J, Heys HM, Venkatesan R (2001) FPGA implementation of MD5 hash algorithm. In: 2001, Canadian conference on electrical and computer engineering, vol 2. IEEE, pp. 919–924 Deepakumara J, Heys HM, Venkatesan R (2001) FPGA implementation of MD5 hash algorithm. In: 2001, Canadian conference on electrical and computer engineering, vol 2. IEEE, pp. 919–924
14.
go back to reference Doligalski M, Bukowiec A (2013) Partial reconfiguration in the field of logic controllers design. Int J Electron Telecommun 59(4):351–356CrossRef Doligalski M, Bukowiec A (2013) Partial reconfiguration in the field of logic controllers design. Int J Electron Telecommun 59(4):351–356CrossRef
15.
go back to reference Eguro K, Venkatesan R (2012) FPGA for trusted cloud computing. In: 2012 22nd international conference on field programmable logic and applications (FPL). IEEE, pp. 63–70 Eguro K, Venkatesan R (2012) FPGA for trusted cloud computing. In: 2012 22nd international conference on field programmable logic and applications (FPL). IEEE, pp. 63–70
16.
go back to reference Fons F, Fons M, Cantó E, López M (2013) Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications. J Real-Time Image Process 8(3):229–251CrossRef Fons F, Fons M, Cantó E, López M (2013) Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications. J Real-Time Image Process 8(3):229–251CrossRef
17.
go back to reference Hauck S, DeHon A (2010) Reconfigurable computing: the theory and practice of FPGA-based computation. Morgan Kaufmann Hauck S, DeHon A (2010) Reconfigurable computing: the theory and practice of FPGA-based computation. Morgan Kaufmann
18.
go back to reference Johnston C, Gribbon K, Bailey D (2004) Implementing image processing algorithms on FPGAs. In: Proceedings of the eleventh electronics new zealand conference, ENZCon’04, pp. 118–123 Johnston C, Gribbon K, Bailey D (2004) Implementing image processing algorithms on FPGAs. In: Proceedings of the eleventh electronics new zealand conference, ENZCon’04, pp. 118–123
19.
go back to reference Kania D, Kulisz J (2007) Logic synthesis for PAL-based CPLD-s based on two-stage decomposition. J Syst Softw 80(7):1129–1141CrossRef Kania D, Kulisz J (2007) Logic synthesis for PAL-based CPLD-s based on two-stage decomposition. J Syst Softw 80(7):1129–1141CrossRef
21.
go back to reference Łabiak G, Wegrzyn M, Muñoz AR (2015) Statechart-based design controllers for FPGA partial reconfiguration. In: XXXVI symposium on photonics applications in astronomy, communications, industry, and high-energy physics experiments (Wilga 2015), International society for optics and photonics, pp. 96623Q–96623Q Łabiak G, Wegrzyn M, Muñoz AR (2015) Statechart-based design controllers for FPGA partial reconfiguration. In: XXXVI symposium on photonics applications in astronomy, communications, industry, and high-energy physics experiments (Wilga 2015), International society for optics and photonics, pp. 96623Q–96623Q
22.
go back to reference Maxfield C (2004) The design warrior’s guide to FPGAs. Academic Press Inc., Orlando, FL Maxfield C (2004) The design warrior’s guide to FPGAs. Academic Press Inc., Orlando, FL
23.
go back to reference Maxfield M (2014) ASIC, ASSP, SoC, FPGA? What’s the difference?. EE Times Maxfield M (2014) ASIC, ASSP, SoC, FPGA? What’s the difference?. EE Times
24.
go back to reference Monmasson E, Cirstea MN (2007) FPGA design methodology for industrial control systems—a review. IEEE Trans Ind Electron 54(4):1824–1842CrossRef Monmasson E, Cirstea MN (2007) FPGA design methodology for industrial control systems—a review. IEEE Trans Ind Electron 54(4):1824–1842CrossRef
25.
go back to reference Moreno-Munoz A, Pallarés-López V, la Rosa D, González JJ, Real-Calvo R, González-Redondo M, Moreno-García I (2013) Embedding synchronized measurement technology for smart grid development. IEEE Trans Ind Electron 9(1):52–61 Moreno-Munoz A, Pallarés-López V, la Rosa D, González JJ, Real-Calvo R, González-Redondo M, Moreno-García I (2013) Embedding synchronized measurement technology for smart grid development. IEEE Trans Ind Electron 9(1):52–61
26.
go back to reference Nichols RK, Lekkas PC (2002) Wireless security. McGraw-Hill New York Nichols RK, Lekkas PC (2002) Wireless security. McGraw-Hill New York
27.
go back to reference Okada S, Torii N, Itoh K, Takenaka M (2000) Implementation of elliptic curve cryptographic coprocessor over gf (2m) on an FPGA. In: Cryptographic Hardware and Embedded Systems—CHES 2000. Springer, pp. 25–40 Okada S, Torii N, Itoh K, Takenaka M (2000) Implementation of elliptic curve cryptographic coprocessor over gf (2m) on an FPGA. In: Cryptographic Hardware and Embedded Systems—CHES 2000. Springer, pp. 25–40
28.
go back to reference Park J, Hwang J-T, Kim Y-C (2005) FPGA and ASIC implementation of ecc processor for security on medical embedded system. In: Third international conference on information technology and applications, 2005. ICITA 2005, vol 2. IEEE, pp. 547–551 Park J, Hwang J-T, Kim Y-C (2005) FPGA and ASIC implementation of ecc processor for security on medical embedded system. In: Third international conference on information technology and applications, 2005. ICITA 2005, vol 2. IEEE, pp. 547–551
29.
go back to reference Pingree PJ (2010) Advancing NASA’s on-board processing capabilities with reconfigurable FPGA technologies. INTECH Open Access Publisher Pingree PJ (2010) Advancing NASA’s on-board processing capabilities with reconfigurable FPGA technologies. INTECH Open Access Publisher
30.
go back to reference Shreejith S, Fahmy SA, Lukasiewycz M (2013) Reconfigurable computing in next-generation automotive networks. IEEE Embed Syst Lett 5(1):12–15CrossRef Shreejith S, Fahmy SA, Lukasiewycz M (2013) Reconfigurable computing in next-generation automotive networks. IEEE Embed Syst Lett 5(1):12–15CrossRef
31.
go back to reference Tanaka H, Ohnishi K, Nishi H, Kawai T, Morikawa Y, Ozawa S, Furukawa T (2009) Implementation of bilateral control system based on acceleration control using FPGA for multi-DOF haptic endoscopic surgery robot. IEEE Trans Ind Electron 56(3):618–627CrossRef Tanaka H, Ohnishi K, Nishi H, Kawai T, Morikawa Y, Ozawa S, Furukawa T (2009) Implementation of bilateral control system based on acceleration control using FPGA for multi-DOF haptic endoscopic surgery robot. IEEE Trans Ind Electron 56(3):618–627CrossRef
34.
go back to reference Wegrzyn M, Adamski M, Karatkevich A, Rosado-Muñoz A (2014) FPGA-based embedded logic controllers. In: Proceedings of the 7th IEEE international conference on human system interactions. Lisbon, Portugal, pp. 249–254 Wegrzyn M, Adamski M, Karatkevich A, Rosado-Muñoz A (2014) FPGA-based embedded logic controllers. In: Proceedings of the 7th IEEE international conference on human system interactions. Lisbon, Portugal, pp. 249–254
35.
go back to reference Wiśniewski R (2009) Synthesis of compositional microprogram control units for programmable devices, vol 14. Lecture Notes in Control and Computer ScienceUniversity of Zielona Góra Press, Zielona Góra Wiśniewski R (2009) Synthesis of compositional microprogram control units for programmable devices, vol 14. Lecture Notes in Control and Computer ScienceUniversity of Zielona Góra Press, Zielona Góra
36.
go back to reference Wiśniewski R, Barkalov A, Titarenko L (2008) Partial reconfiguration of compositional microprogram control units implemented on an FPGA. In: Proceedings of IEEE East-West design & test symposium-EWDTS, vol 8, pp. 80–83 Wiśniewski R, Barkalov A, Titarenko L (2008) Partial reconfiguration of compositional microprogram control units implemented on an FPGA. In: Proceedings of IEEE East-West design & test symposium-EWDTS, vol 8, pp. 80–83
37.
go back to reference Wiśniewski R, Grobelna I, Stefanowicz Ł (2016) Partial reconfiguration of concurrent logic controllers implemented in FPGA devices. In: 12th Internatinal conference of computational methods in sciences and engineering—ICCMSE’16, pp. TBD., Athens, Greece. (accepted for publication) Wiśniewski R, Grobelna I, Stefanowicz Ł (2016) Partial reconfiguration of concurrent logic controllers implemented in FPGA devices. In: 12th Internatinal conference of computational methods in sciences and engineering—ICCMSE’16, pp. TBD., Athens, Greece. (accepted for publication)
38.
go back to reference Wiśniewski, R, Wiśniewska M, Adamski M (2016) Effective partial reconfiguration of logic controllers implemented in FPGA devices. In: Design of reconfigurable logic controllers. Springer, pp. 45–55 Wiśniewski, R, Wiśniewska M, Adamski M (2016) Effective partial reconfiguration of logic controllers implemented in FPGA devices. In: Design of reconfigurable logic controllers. Springer, pp. 45–55
Metadata
Title
Implementation of Concurrent Control Systems in FPGA
Author
Remigiusz Wiśniewski
Copyright Year
2017
DOI
https://doi.org/10.1007/978-3-319-45811-3_9