Skip to main content
Top
Published in:
Cover of the book

2015 | OriginalPaper | Chapter

1. Introduction to Interconnects

Author : Sandeep Saini

Published in: Low Power Interconnect Design

Publisher: Springer New York

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Due to the importance of interconnects in current and future ICs, significant research is going on over the past two decades, covering different areas such as parasitic extraction, interconnect models, and interconnect design methodologies. In this chapter, a brief review of the background of on-chip electrical interconnect is provided. In Sect. 1.1, a typical design flow for application-specific integrated circuits (ASICs) is described. Challenges in DSM technologies due to interconnect dominant behavior are discussed. In Sect. 1.2, different design criteria that need to be considered during the interconnect design procedure are described. The impedance characteristics of interconnect are presented in Sect. 1.3; specially, the resistance, capacitance, and inductance. Interconnect characteristics, models, and design methodologies are reviewed in Sects. 1.4, 1.5, and 1.6, respectively. Finally, some conclusions are offered in Sect. 1.7.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference H. Veendrick, Deep Submicron CMOS ICs - From Basics to ASICs. Deventer, Netherlands: Kluwer, 1998. H. Veendrick, Deep Submicron CMOS ICs - From Basics to ASICs. Deventer, Netherlands: Kluwer, 1998.
2.
go back to reference Tiri, Kris, and Ingrid Verbauwhede. “A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation.” Proceedings of the conference on Design, automation and test in Europe-Volume 1. IEEE Computer Society, 2004. Tiri, Kris, and Ingrid Verbauwhede. “A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation.” Proceedings of the conference on Design, automation and test in Europe-Volume 1. IEEE Computer Society, 2004.
3.
go back to reference Rabaey, Jan M., and Massoud Pedram. Low Power Design Methodology. Vol. 1. Kluwer academic publishers, 1996. Rabaey, Jan M., and Massoud Pedram. Low Power Design Methodology. Vol. 1. Kluwer academic publishers, 1996.
4.
go back to reference P. Ghosh, R. Mangaser, K. Rose, “Interconnect-dominated VLSI design”, Proceedings of the Conference on Advanced Research, March 1999, pp. 114–122. P. Ghosh, R. Mangaser, K. Rose, “Interconnect-dominated VLSI design”, Proceedings of the Conference on Advanced Research, March 1999, pp. 114–122.
5.
go back to reference Semiconductor Industry Association, The National Technology Roadmap for Semiconductors - 1997 Edition. Semiconductor Industry Association, The National Technology Roadmap for Semiconductors - 1997 Edition.
6.
go back to reference M. T. Bohr, Proc. IEEE International Electron Devices Meeting, p. 241, 1995. M. T. Bohr, Proc. IEEE International Electron Devices Meeting, p. 241, 1995.
7.
go back to reference Davidson, Evan E. “Large chip vs. MCM for a high-performance system.” Micro, IEEE 18.4 (1998): 33–41. Davidson, Evan E. “Large chip vs. MCM for a high-performance system.” Micro, IEEE 18.4 (1998): 33–41.
8.
go back to reference Shigyo, Naoyuki. “Tradeoff between interconnect capacitance and RC delay variations induced by process fluctuations.” Electron Devices, IEEE Transactions on 47.9 (2000): 1740–1744.CrossRef Shigyo, Naoyuki. “Tradeoff between interconnect capacitance and RC delay variations induced by process fluctuations.” Electron Devices, IEEE Transactions on 47.9 (2000): 1740–1744.CrossRef
9.
go back to reference Banerjee, Kaustav, and Amit Mehrotra. “Inductance aware interconnect scaling.” Quality Electronic Design, 2002. Proceedings. International Symposium on. IEEE, 2002. Banerjee, Kaustav, and Amit Mehrotra. “Inductance aware interconnect scaling.” Quality Electronic Design, 2002. Proceedings. International Symposium on. IEEE, 2002.
10.
go back to reference Rajit Chandra, “Accurate models vital for Signal Integrity verification.” Rajit Chandra, “Accurate models vital for Signal Integrity verification.”
11.
go back to reference Davis, Jeffrey A., and James D. Meindl. “Compact distributed RLC interconnect models-Part I: Single line transient, time delay, and overshoot expressions.” IEEE Transactions on Electron Devices 47.11 (2000): 2068–2077.CrossRef Davis, Jeffrey A., and James D. Meindl. “Compact distributed RLC interconnect models-Part I: Single line transient, time delay, and overshoot expressions.” IEEE Transactions on Electron Devices 47.11 (2000): 2068–2077.CrossRef
12.
go back to reference Davis, Jeffrey A., and James D. Meindl. “Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks.” Electron Devices, IEEE Transactions on 47.11 (2000): 2078–2087.CrossRef Davis, Jeffrey A., and James D. Meindl. “Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks.” Electron Devices, IEEE Transactions on 47.11 (2000): 2078–2087.CrossRef
13.
go back to reference Bruckstein, A. M., and T. Kailath. “Inverse scattering for discrete transmission-line models.” SIAM review 29.3 (1987): 359–389.MATHMathSciNetCrossRef Bruckstein, A. M., and T. Kailath. “Inverse scattering for discrete transmission-line models.” SIAM review 29.3 (1987): 359–389.MATHMathSciNetCrossRef
14.
go back to reference Okamoto, Takumi, and Jason Cong. “Buffered Steiner tree construction with wire sizing for interconnect layout optimization.” Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design. IEEE Computer Society, 1997. Okamoto, Takumi, and Jason Cong. “Buffered Steiner tree construction with wire sizing for interconnect layout optimization.” Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design. IEEE Computer Society, 1997.
15.
go back to reference Robins, Gabriel, and Alexander Zelikovsky. “Improved Steiner tree approximation in graphs.” SODA. 2000. Robins, Gabriel, and Alexander Zelikovsky. “Improved Steiner tree approximation in graphs.” SODA. 2000.
16.
go back to reference Philipossian, Ara, and Scott Olsen. “Fundamental tribological and removal rate studies of inter-layer dielectric chemical mechanical planarization.” Japanese journal of applied physics 42.10R (2003): 6371. Philipossian, Ara, and Scott Olsen. “Fundamental tribological and removal rate studies of inter-layer dielectric chemical mechanical planarization.” Japanese journal of applied physics 42.10R (2003): 6371.
17.
go back to reference Kloster, Grant M., et al. “Method of forming a selectively converted inter-layer dielectric using a porogen material.” U.S. Patent No. 7,018,918. 28 Mar. 2006. Kloster, Grant M., et al. “Method of forming a selectively converted inter-layer dielectric using a porogen material.” U.S. Patent No. 7,018,918. 28 Mar. 2006.
18.
go back to reference Alpert, Charles J., Anirudh Devgan, and Stephen T. Quay. “Is wire tapering worthwhile?.” Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design. IEEE Press, 1999. Alpert, Charles J., Anirudh Devgan, and Stephen T. Quay. “Is wire tapering worthwhile?.” Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design. IEEE Press, 1999.
19.
go back to reference Ismail, Yehea I., and Eby G. Friedman. “Effects of inductance on the propagation delay and repeater insertion in VLSI circuits.” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 8.2 (2000): 195–206. Ismail, Yehea I., and Eby G. Friedman. “Effects of inductance on the propagation delay and repeater insertion in VLSI circuits.” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 8.2 (2000): 195–206.
20.
go back to reference Venkatesan, Raguraman, Jeffrey A. Davis, and James D. Meindl. “Compact distributed RLC interconnect models-part IV: unified models for time delay, crosstalk, and repeater insertion.” Electron Devices, IEEE Transactions on 50.4 (2003): 1094–1102.CrossRef Venkatesan, Raguraman, Jeffrey A. Davis, and James D. Meindl. “Compact distributed RLC interconnect models-part IV: unified models for time delay, crosstalk, and repeater insertion.” Electron Devices, IEEE Transactions on 50.4 (2003): 1094–1102.CrossRef
21.
go back to reference Gupta, Rohini, Bogdan Tutuianu, and Lawrence T. Pileggi. “The Elmore delay as a bound for RC trees with generalized input signals.” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 16.1 (1997): 95–104.CrossRef Gupta, Rohini, Bogdan Tutuianu, and Lawrence T. Pileggi. “The Elmore delay as a bound for RC trees with generalized input signals.” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 16.1 (1997): 95–104.CrossRef
22.
go back to reference Chandrakasan, A. P., S. Sheng, and R. W. Brodersen, “Low-power Digital CMOS Design,” IEEE Journal of Solid State Circuits, pp. 473–484, April 1992. Chandrakasan, A. P., S. Sheng, and R. W. Brodersen, “Low-power Digital CMOS Design,” IEEE Journal of Solid State Circuits, pp. 473–484, April 1992.
23.
go back to reference P. Saxena and N. Menezes and P. Cocchini and D.A. Kirkpatrick, “Repeater scaling and its impact on CAD,” IEEE Transactions on Computer-Aided Design, vol. 23, no. 4, pp. 451–463, 2004.CrossRef P. Saxena and N. Menezes and P. Cocchini and D.A. Kirkpatrick, “Repeater scaling and its impact on CAD,” IEEE Transactions on Computer-Aided Design, vol. 23, no. 4, pp. 451–463, 2004.CrossRef
24.
go back to reference P.J. Osler, “Placement driven synthesis case studies on two sets of two chips: hierarchical and flat,” in Proceedings of International Symposium on Physical Design, San Diego, California, 2004, pp. 190–197. P.J. Osler, “Placement driven synthesis case studies on two sets of two chips: hierarchical and flat,” in Proceedings of International Symposium on Physical Design, San Diego, California, 2004, pp. 190–197.
25.
go back to reference Okamoto, Takumi, and Jason Cong. “Buffered Steiner tree construction with wire sizing for interconnect layout optimization.” Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design. IEEE Computer Society, 1997. Okamoto, Takumi, and Jason Cong. “Buffered Steiner tree construction with wire sizing for interconnect layout optimization.” Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design. IEEE Computer Society, 1997.
26.
go back to reference Van Ginneken, Lukas PPP. “Buffer placement in distributed RC-tree networks for minimal Elmore delay.” Circuits and Systems, 1990., IEEE International Symposium on. IEEE, 1990. Van Ginneken, Lukas PPP. “Buffer placement in distributed RC-tree networks for minimal Elmore delay.” Circuits and Systems, 1990., IEEE International Symposium on. IEEE, 1990.
27.
go back to reference Morrison, Ralph. Grounding and shielding techniques. Wiley, 1998. Morrison, Ralph. Grounding and shielding techniques. Wiley, 1998.
28.
go back to reference Siah, Eng Swee, et al. “Coupling studies and shielding techniques for electromagnetic penetration through apertures on complex cavities and vehicular platforms.” Electromagnetic Compatibility, IEEE Transactions on 45.2 (2003): 245–257. Siah, Eng Swee, et al. “Coupling studies and shielding techniques for electromagnetic penetration through apertures on complex cavities and vehicular platforms.” Electromagnetic Compatibility, IEEE Transactions on 45.2 (2003): 245–257.
29.
go back to reference Moiseev, Konstantin, Shmuel Wimer, and Avinoam Kolodny. “Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing.” Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on. IEEE, 2006. Moiseev, Konstantin, Shmuel Wimer, and Avinoam Kolodny. “Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing.” Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on. IEEE, 2006.
30.
go back to reference Yu, Hao, and Lei He. “Staggered twisted-bundle interconnect for crosstalk and delay reduction.” Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on. IEEE, 2005. Yu, Hao, and Lei He. “Staggered twisted-bundle interconnect for crosstalk and delay reduction.” Quality of Electronic Design, 2005. ISQED 2005. Sixth International Symposium on. IEEE, 2005.
31.
go back to reference Soudan, Bassel. “Reducing inductive coupling skew in wide global signal busses.” Electronic Design, Test and Applications, 2006. DELTA 2006. Third IEEE International Workshop on. IEEE, 2006. Soudan, Bassel. “Reducing inductive coupling skew in wide global signal busses.” Electronic Design, Test and Applications, 2006. DELTA 2006. Third IEEE International Workshop on. IEEE, 2006.
32.
go back to reference Rabaey, Jan M., Anantha P. Chandrakasan, and Borivoje Nikolic. Digital integrated circuits. Vol. 2. Englewood Cliffs: Prentice hall, 2002. Rabaey, Jan M., Anantha P. Chandrakasan, and Borivoje Nikolic. Digital integrated circuits. Vol. 2. Englewood Cliffs: Prentice hall, 2002.
Metadata
Title
Introduction to Interconnects
Author
Sandeep Saini
Copyright Year
2015
Publisher
Springer New York
DOI
https://doi.org/10.1007/978-1-4614-1323-3_1