Top

Published in:

2017 | OriginalPaper | Chapter

1. Introduction

Author : Felix Winterstein

Published in: Separation Logic for High-level Synthesis

Publisher: Springer International Publishing

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

With the increasing demand for performance and efficiency of computing devices, custom computing is a growing area in digital computation today, which represents a class of processing devices that are dedicated to an application. This chapter introduces custom computing using FPGAs and high-level synthesis. It discusses the challenges in state-of-the-art high-level synthesis flows and introduces the research contributions made in this thesis.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 340 Zeitschriften

aus folgenden Fachgebieten:

Bauwesen + Immobilien
Business IT + Informatik
Finance + Banking
Management + Führung
Marketing + Vertrieb
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

next chapter High-Level Synthesis of Dynamic Data Structures

https://github.com/FelixWinterstein/Vivado-KMeans.

https://github.com/FelixWinterstein/LEAP-HLS.

J. Fowers, G. Brown, P. Cooke, G. Stitt, A performance and energy comparison of fpgas, gpus, and multicores for sliding-window applications,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA) (2012), pp. 47–56

B. Cope, P.Y.K. Cheung, W. Luk, L. Howes, Performance comparison of graphics processors to reconfigurable logic: a case study. IEEE Trans. Comput. 59(4), 433–448 (2010)MathSciNetCrossRef

A. Putnam, A. Caulfield, E. Chung, D. Chiou, K. Constantinides, J. Demme, H. Esmaeilzadeh, J. Fowers, G. Gopal, J. Gray, M. Haselman, S. Hauck, S. Heil, A. Hormati, J.-Y. Kim, S. Lanka, J. Larus, E. Peterson, S. Pope, A. Smith, J. Thong, P. Xiao, D. Burger, A reconfigurable fabric for accelerating large-scale datacenter services, in Proceedings of the ACM/IEEE International Symposium on Computer Architecture (ISCA) (2014), pp. 13–24

Z.K. Baker, M.B. Gokhale, J.L. Tripp, Matched Filter Computation on FPGA, Cell and GPU, in Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2007), pp. 207–218

H. Riebler, T. Kenter, C. Plessl, C. Sorge, Reconstructing AES key schedules from decayed memory with FPGAs, in Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2014), pp. 222–229

J. Chase, B. Nelson, J. Bodily, Z. Wei, D.J. Lee, Real-time optical flow calculations on FPGA and GPU architectures: a comparison study, in Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2008), pp. 173–182

S. Asano, T. Maruyama, Y. Yamaguchi, Performance comparison of FPGA, GPU and CPU in image processing, in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL) (2009), pp. 126–131

H. Park, S. Vijayvargiya, A. DeHon, Energy minimization in the time-space continuum, in Proceedings of the International Conference on Field Programmable Technology (ICFPT) (2015), pp. 64–71

J. Qiu, J. Wang, S. Yao, K. Guo, B. Li, E. Zhou, J. Yu, T. Tang, N. Xu, S. Song, Y. Wang, H. Yang, Going deeper with embedded FPGA platform for convolutional neural network, in Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (2016), pp. 26–35

10.

IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002) (2009), pp. 1–626

11.

IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001) (2006), pp. 1–560

12.

D. Bacon, R. Rabbah, S. Shukla, FPGA programming for the masses. Queue 11(2), 40:40–40:52 (2013)

13.

Y Explorations Excite, Accessed 01 Mar 2016. http://www.yxi.com/products.php

14.

Calypto Catapult Synthesis, Accessed 19 Dec 2015. http://calypto.com/en/products/catapult/overview/

15.

Cadence C-to-Silicon Compiler, Accessed 23 Dec 2015. http://www.cadence.com/products/sd/silicon_compiler/

16.

Cadence Cynthesizer Solution, Accessed 23 Dec 2015. http://www.cadence.com/products/sd/cynthesizer/

17.

Cadence Stratus High-Level Synthesis, Accessed 22 Dec 2015. http://www.cadence.com/products/sd/stratus/

18.

Impulse CoDeveloper, Accessed 25 Nov 2015. http://www.impulseaccelerated.com/products.htm

19.

Synopsys Synphony C Compiler, Accessed 26 Nov 2015. https://www.synopsys.com/Tools/Implementation/RTLSynthesis/Pages/SynphonyC-Compiler.aspx

20.

Xilinx Vivado HLS, Accessed 12 May 2015. http://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html

21.

Altera SDK for OpenCL, Accessed 13 Jan 2016. https://www.altera.com/products/design-software/embedded-software-developers/opencl/overview.html

22.

Xilinx SDAccel Development Environment for OpenCL, Accessed 13 Jan 2016. http://www.xilinx.com/products/design-tools/software-zone/sdaccel.html

23.

High-Level Synthesis with LegUp, Accessed 20 Oct 2015. http://legup.eecg.utoronto.ca/

24.

C. Pilato, F. Ferrandi, Bambu: a modular framework for the high level synthesis of memory-intensive applications, in Proceedings International Conference on Field Programmable Logic and Applications (FPL) (2013), pp. 1–4

25.

ROCCC 2.0|Jacquard Computing, Accessed 12 May 2015. http://www.jacquardcomputing.com/roccc/

26.

R. Nane, V. M. Sima, B. Olivier, R. Meeuws, Y. Yankova, K. Bertels, DWARV 2.0: A CoSy-based C-to-VHDL hardware compiler, in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL) (2012), pp. 619–622

27.

GAUT - High-Level Synthesis Tool From C to RTL, Accessed 21 Mar 2015. http://hls-labsticc.univ-ubs.fr/

28.

G. Martin, G. Smith, High-level synthesis: past, present, and future. IEEE Des. Test Comput. 26(4), 18–25 (2009)CrossRef

29.

W. Meeus, K. Van Beeck, T. Goedemé, J. Meel, D. Stroobandt, An overview of todays high-level synthesis tools. Des. Autom. Emb. Syst., pp. 1–21 (2012)

30.

BDTI, An Independent Evaluation of the AutoESL AutoPilot High-Level Synthesis Tool (2010). http://www.bdti.com/Resources/BenchmarkResults/HLSTCP/AutoPilot. Accessed 10 Oct 2012

31.

F. Winterstein, S. Bayliss, G. Constantinides, High-level synthesis of dynamic data structures: a case study using Vivado HLS, in Proceedings of the International Conference on Field-Programmable Technology (ICFPT) (2013), pp. 362–365

32.

R. Nane, V.-M. Sima, C. Pilato, J. Choi, B. Fort, A. Canis, Y.T. Chen, H. Hsiao, S. Brown, F. Ferrandi, J. Anderson, K. Bertels, A survey and evaluation of FPGA high-level synthesis tools, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. http://janders.eecg.toronto.edu/pdfs/tcad_hls.pdf. Accessed 28 Feb 2016

33.

S. Sarkar, S. Dabral, P. Tiwari, R. Mitra, Lessons and experiences with high-level synthesis. IEEE Des. Test Comput. 26(4), 34–45 (2009)

34.

P. O’Hearn, J. Reynolds, H. Yang, Local reasoning about programs that alter data structures, in Computer Science Logic, ed. by L. Fribourg, Lecture Notes Series, in Computer Science, vol. 2142, (Springer, Heidelberg, 2001), pp. 1–19

35.

F.J. Winterstein, S.R. Bayliss, G.A. Constantinides, Separation logic for high-level synthesis. ACM Trans. Reconfigurable Technol. Syst. 9(2), 10:1–10:23 (2015)

36.

F. Winterstein, K. Fleming, H.-J. Yang, J. Wickerson, G. Constantinides, Custom-sized caches in application-specific memory hierarchies, in Proceedings of the International Conference on Field Programmable Technology (ICFPT) (2015), pp. 144–151

37.

F. Winterstein, K. Fleming, H.-J. Yang, S. Bayliss, G. Constantinides, MATCHUP: memory abstractions for heap manipulating programs, in Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) (2015), pp. 136–145

38.

F. Winterstein, S. Bayliss, G.A. Constantinides, Separation logic-assisted code transformations for efficient high-level synthesis, in Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2014), pp. 1–8

39.

F. Winterstein, S. Bayliss, G. Constantinides, FPGA-based K-means clustering using tree-based data structures, in Proceedings International Conference on Field Programmable Logic and Applications (FPL) (2013), pp. 1–6

40.

Vivado-KMeans: Hand-Written HDL Code and C-Based HLS Designs for K-means Clustering Implementations on FPGAs. https://github.com/FelixWinterstein/Vivado-KMeans. Accessed 19 Dec 2015

41.

K. Fleming, H.-J. Yang, M. Adler, J. Emer, The LEAP FPGA operating system,” in Proceedings of the International Symposium on Field Programmable Logic and Applications (FPL) (2014), pp. 1–8

42.

H.-J. Yang, K. Fleming, M. Adler, F. Winterstein, J. Emer, LMC: automatic resource-aware program-optimized memory partitioning, in Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) (2016), pp. 128–137

43.

H.-J. Yang, K. Fleming, M. Adler, F. Winterstein, J. Emer, Scavenger: automating the construction of application-optimized memory hierarchies, in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL) (2015), pp. 1–8

44.

The LEAP Run-time System - Rapid System Integration of Your HLS Kernels. http://www.fpl2015.org/?page=tutorials. Accessed 03 Mar 2016

45.

LEAP-HLS: Rapid System Integration of High-level Synthesis Kernels Using the LEAP FPGA Framework. https://github.com/FelixWinterstein/LEAP-HLS. Accessed 31 Aug 2015

46.

N. Ramanathan, J. Wickerson, F. Winterstein, G.A. Constantinides, A case for work-stealing on FPGAs with OpenCL atomics,” in Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) (2016), pp. 48–53

47.

S.T. Fleming, D.B. Thomas, F. Winterstein, FPGAs and Parallel Architectures for Aerospace Applications: Soft Errors and Fault-Tolerant Design, pp. 75–90 (Springer International Publishing, Heidelberg, 2016). (ch. A Power-Aware Adaptive FDIR Framework Using Heterogeneous System-on-Chip Modules)

48.

E.A. Pelaez, S. Bayliss, A. Smith, F. Winterstein, D.R. Ghica, D. Thomas, G.A. Constantinides, Compiling higher order functional programs to composable digital hardware, in Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2014), pp. 234–234

Title: Introduction
Author: Felix Winterstein
Publisher: Springer International Publishing
Book: Separation Logic for High-level Synthesis
Print ISBN: 978-3-319-53221-9

Electronic ISBN: 978-3-319-53222-6

Copyright Year: 2017
DOI: https://doi.org/10.1007/978-3-319-53222-6_1

Springer Professional

Abstract

Please log in to get access to your license.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Springer Professional "Technik"

Springer Professional "Wirtschaft"