2002 | OriginalPaper | Chapter
Logic Synthesis
Authors : Prof. J. Cortadella, Dr. M. Kishinevsky, Dr. A. Kondratyev, Prof. L. Lavagno, Prof. A. Yakovlev
Published in: Logic Synthesis for Asynchronous Controllers and Interfaces
Publisher: Springer Berlin Heidelberg
Included in: Professional Book Archive
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
Chapter 2 has already outhned the main concepts and techniques behind our approach to the design of asynchronous control circuits. The key stage in this approach is logic synthesis from Signal Transition Graphs (STGs), a model which offers important advantages to the asynchronous controller and interface designer. On one hand, STGs are very similar to Timing Diagrams, which can be seen as a conventional pragmatic design notation. On the other hand, they are based on the formally sound theory of Petri nets, with a clearly defined syntax and semantics, and a plethora of algorithms and techniques for model analysis and transformations.