Skip to main content
Top

2017 | OriginalPaper | Chapter

8. Modelling of Concurrent Systems in Hardware Languages

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

The modelling techniques of the concurrent control systems in hardware description languages (HDLs) are presented in this chapter. Two modelling approaches are shown. The first one includes the traditional modelling concept of the concurrent system specified by an interpreted Petri net. The controller is simply described according to its behavior. Particular states (markings) of the system change due to the transitions firings. There is no decomposition nor division of the system into sub-modules. Therefore, there is no possibility of further partial reconfiguration of the prototyped controller. The second technique involves decomposition of the concurrent control system. Each of the achieved components is modelled separately as a sequential automaton (such as an FSM), however proper synchronization ought to be assured. The modular concept benefits in the possibility of the further partial reconfiguration (either static or dynamic) of the system (cf. Chap. 9).

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Adamski M, Wegrzyn M (2009) Petri nets mapping into reconfigurable logic controllers. Electron Telecommun Q 55(2):157–182 Adamski M, Wegrzyn M (2009) Petri nets mapping into reconfigurable logic controllers. Electron Telecommun Q 55(2):157–182
2.
go back to reference Barkalov A, Titarenko L (2009) Logic synthesis for FSM-based control units, vol 53. Lecture Notes in Electrical Engineering, Springer, Berlin Barkalov A, Titarenko L (2009) Logic synthesis for FSM-based control units, vol 53. Lecture Notes in Electrical Engineering, Springer, Berlin
3.
go back to reference Bazydlo G, Adamski M (2011) Specification of UML 2.4 HSM and its computer based implementation by means of Verilog. Przeglad Elektrotechniczny 87(11):145–149 in Polish Bazydlo G, Adamski M (2011) Specification of UML 2.4 HSM and its computer based implementation by means of Verilog. Przeglad Elektrotechniczny 87(11):145–149 in Polish
4.
go back to reference Blunno I, Lavagno L (2000) Automated synthesis of micro-pipelines from behavioral verilog HDL. In: (ASYNC 2000) Proceedings of the sixth international symposium on advanced research in asynchronous circuits and systems, 2000, IEEE, pp 84–92 Blunno I, Lavagno L (2000) Automated synthesis of micro-pipelines from behavioral verilog HDL. In: (ASYNC 2000) Proceedings of the sixth international symposium on advanced research in asynchronous circuits and systems, 2000, IEEE, pp 84–92
5.
go back to reference Brown S, Vernesic Z (2000) Fundamentals of digital logic with VHDL design. McGraw Hill, New York, USA Brown S, Vernesic Z (2000) Fundamentals of digital logic with VHDL design. McGraw Hill, New York, USA
6.
go back to reference Bukowiec A, Tkacz J, Gratkowski T, Gidlewicz T (2013) Implementation of algorithm of Petri nets distributed synthesis into FPGA. Int J Electron Telecommun 59:317–324CrossRef Bukowiec A, Tkacz J, Gratkowski T, Gidlewicz T (2013) Implementation of algorithm of Petri nets distributed synthesis into FPGA. Int J Electron Telecommun 59:317–324CrossRef
7.
go back to reference Bukowiec A, Doligalski M (2013) Petri net dynamic partial reconfiguration in FPGA. In: Computer aided systems theory-EUROCAST, Springer, pp 436–443 Bukowiec A, Doligalski M (2013) Petri net dynamic partial reconfiguration in FPGA. In: Computer aided systems theory-EUROCAST, Springer, pp 436–443
8.
go back to reference Bukowiec A, Mróz P (2012) An FPGA synthesis of the distributed control systems designed with Petri nets. In: Proceedings of the IEEE 3rd international conference on networked embedded systems for every application, Liverpool, UK, pp 1–6 Bukowiec A, Mróz P (2012) An FPGA synthesis of the distributed control systems designed with Petri nets. In: Proceedings of the IEEE 3rd international conference on networked embedded systems for every application, Liverpool, UK, pp 1–6
9.
go back to reference Czerwinski R, Kania D (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst—Embed Hardw Des 36(1):45–61CrossRef Czerwinski R, Kania D (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst—Embed Hardw Des 36(1):45–61CrossRef
10.
go back to reference Gomes L, Costa A, Barros JP, Lima P (2007) From Petri net models to VHDL implementation of digital controllers. In: IECON 2007. 33rd annual conference of the IEEE industrial electronics society, 2007, IEEE, pp 94–99 Gomes L, Costa A, Barros JP, Lima P (2007) From Petri net models to VHDL implementation of digital controllers. In: IECON 2007. 33rd annual conference of the IEEE industrial electronics society, 2007, IEEE, pp 94–99
11.
go back to reference Grobelna I (2013) Formal verification of logic controller specification by means of model checking. University of Zielona Góra Press Grobelna I (2013) Formal verification of logic controller specification by means of model checking. University of Zielona Góra Press
12.
go back to reference IEEE Standard for Verilog Hardware Description Language (2006) IEEE Standard for Verilog Hardware Description Language (2006)
13.
go back to reference Mallet F, Gaff\(\acute{e}\) D, Bo\(\acute{e}\)ri F (2000) Concurrent control systems: from grafcet to VHDL. In: EUROMICRO, IEEE Computer Society, pp 1230–1234 Mallet F, Gaff\(\acute{e}\) D, Bo\(\acute{e}\)ri F (2000) Concurrent control systems: from grafcet to VHDL. In: EUROMICRO, IEEE Computer Society, pp 1230–1234
14.
go back to reference Minns P, Elliott I (2008) FSM-based digital design using Verilog HDL, Wiley Minns P, Elliott I (2008) FSM-based digital design using Verilog HDL, Wiley
15.
go back to reference Moore E (1956) Gedanken experiments on sequential machines. In: Automata studies, PUP, pp 129–153 Moore E (1956) Gedanken experiments on sequential machines. In: Automata studies, PUP, pp 129–153
16.
go back to reference Palnitkar S (2003) Verilog HDL: a guide to digital design and synthesis, vol 1. Prentice Hall Professional Palnitkar S (2003) Verilog HDL: a guide to digital design and synthesis, vol 1. Prentice Hall Professional
17.
go back to reference Sudacevschi V, Ababii V, Gutuleac E, Negura V (2010) HDL implementation from Petri nets description. In: 10th International conference on development and application systems, pp 236–240 Sudacevschi V, Ababii V, Gutuleac E, Negura V (2010) HDL implementation from Petri nets description. In: 10th International conference on development and application systems, pp 236–240
18.
go back to reference Thomas D, Moorby P (2002) The verilog hardware description language, \(5^{th}\) edn. Kluwer Academic Publishers, Norwell, MA Thomas D, Moorby P (2002) The verilog hardware description language, \(5^{th}\) edn. Kluwer Academic Publishers, Norwell, MA
19.
go back to reference Thomas D, Moorby P (2008) The Verilog hardware description language, Springer Science & Business Media Thomas D, Moorby P (2008) The Verilog hardware description language, Springer Science & Business Media
20.
go back to reference Vanbekbergen P, Wang A, Keutzer K (1995) A design and validation system for asynchronous circuits. In: Proceedings of the 32nd annual ACM/IEEE design automation conference, ACM, pp 725–730 Vanbekbergen P, Wang A, Keutzer K (1995) A design and validation system for asynchronous circuits. In: Proceedings of the 32nd annual ACM/IEEE design automation conference, ACM, pp 725–730
21.
go back to reference Wegrzyn M (2006) Petri net decomposition approach for partial reconfiguration of logic controllers. In: Proceedings of the workshop on discrete-event system design, Rydzyna, Poland, pp 323–328 Wegrzyn M (2006) Petri net decomposition approach for partial reconfiguration of logic controllers. In: Proceedings of the workshop on discrete-event system design, Rydzyna, Poland, pp 323–328
22.
go back to reference Wiśniewski R (2009) Synthesis of compositional microprogram control units for programmable devices, vol 14. Lecture Notes in Control and Computer ScienceUniversity of Zielona Góra Press, Zielona Góra Wiśniewski R (2009) Synthesis of compositional microprogram control units for programmable devices, vol 14. Lecture Notes in Control and Computer ScienceUniversity of Zielona Góra Press, Zielona Góra
24.
go back to reference Yakovlev A, Gomes L, Lavagno L (2000) Hardware design and Petri nets, Springer Yakovlev A, Gomes L, Lavagno L (2000) Hardware design and Petri nets, Springer
25.
go back to reference Zwolinski M (2000) Digital system design with VHDL. Addison-Wesley Longman Publishing Co. Inc, Boston, MA, USA Zwolinski M (2000) Digital system design with VHDL. Addison-Wesley Longman Publishing Co. Inc, Boston, MA, USA
Metadata
Title
Modelling of Concurrent Systems in Hardware Languages
Author
Remigiusz Wiśniewski
Copyright Year
2017
DOI
https://doi.org/10.1007/978-3-319-45811-3_8