Skip to main content
Top
Published in: Journal of Computational Electronics 1/2018

13-11-2017

On the form of 1-D nonlinear Poisson’s equation and the concept of neutralization voltage for non-uniformly doped MOSFETs

Authors: Chuyang Hong, James B. Kuo, Yijian Chen

Published in: Journal of Computational Electronics | Issue 1/2018

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Various types of doped 1-D nonlinear Poisson’s equations existing in conventional and junctionless multi-gate MOSFET modeling literature are extensively examined. It is found that their reference levels used to define the potential in Poisson’s equation are different, and some of them are not compatible with the potential definition in the commonly used formula of oxide-interface boundary condition. Those correct equations are identified by showing their compatibility with the oxide-interface boundary condition and verified by TCAD simulations. Moreover, the necessity to introduce the concept of neutralization voltage to replace the flat-band voltage for non-uniformly doped MOSFETs is discussed.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Chauhan, Y.S., Lu, D.D., Sriramkumar, V., Khandelwal, S., Duarte, J.P., Payvadosi, N., Niknejad, A., Hu, C.: FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard. Academic Press, London (2015) Chauhan, Y.S., Lu, D.D., Sriramkumar, V., Khandelwal, S., Duarte, J.P., Payvadosi, N., Niknejad, A., Hu, C.: FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard. Academic Press, London (2015)
2.
go back to reference Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge university press, Cambridge (2013) Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge university press, Cambridge (2013)
3.
go back to reference Taur, Y., Chen, H.-P., Wang, W., Lo, S.-H., Wann, C.: On–off charge–voltage characteristics and dopant number fluctuation effects in junctionless double-gate MOSFETs. IEEE Trans. Electron. Devices 59(3), 863–866 (2012)CrossRef Taur, Y., Chen, H.-P., Wang, W., Lo, S.-H., Wann, C.: On–off charge–voltage characteristics and dopant number fluctuation effects in junctionless double-gate MOSFETs. IEEE Trans. Electron. Devices 59(3), 863–866 (2012)CrossRef
4.
go back to reference Duarte, J.P., Choi, S.-J., Moon, D.-I., Choi, Y.-K.: Simple analytical bulk current model for long-channel double-gate junctionless transistors. IEEE Electron. Device Lett. 32(6), 704–706 (2011)CrossRef Duarte, J.P., Choi, S.-J., Moon, D.-I., Choi, Y.-K.: Simple analytical bulk current model for long-channel double-gate junctionless transistors. IEEE Electron. Device Lett. 32(6), 704–706 (2011)CrossRef
5.
go back to reference Chen, Z., Xiao, Y., Tang, M., Xiong, Y., Huang, J., Li, J., Gu, X., Zhou, Y.: Surface-potential-based drain current model for long-channel junctionless double-gate MOSFETs. IEEE Trans. Electron. Devices 59(12), 3292–3298 (2012)CrossRef Chen, Z., Xiao, Y., Tang, M., Xiong, Y., Huang, J., Li, J., Gu, X., Zhou, Y.: Surface-potential-based drain current model for long-channel junctionless double-gate MOSFETs. IEEE Trans. Electron. Devices 59(12), 3292–3298 (2012)CrossRef
6.
go back to reference Cerdeira, A., Estrada, M., Iniguez, B., Trevisoli, R., Doria, R., de Souza, M., Pavanello, M.: Charge-based continuous model for long-channel symmetric double-gate junctionless transistors. Solid State Electron. 85, 59–63 (2013)CrossRef Cerdeira, A., Estrada, M., Iniguez, B., Trevisoli, R., Doria, R., de Souza, M., Pavanello, M.: Charge-based continuous model for long-channel symmetric double-gate junctionless transistors. Solid State Electron. 85, 59–63 (2013)CrossRef
7.
go back to reference Lime, F., Santana, E., Iñiguez, B.: A simple compact model for long-channel junctionless double gate MOSFETs. Solid State Electron. 80, 28–32 (2013)CrossRef Lime, F., Santana, E., Iñiguez, B.: A simple compact model for long-channel junctionless double gate MOSFETs. Solid State Electron. 80, 28–32 (2013)CrossRef
8.
go back to reference Trevisoli, R.D., Doria, R.T., de Souza, M., Das, S., Ferain, I., Pavanello, M.A.: Surface-potential-based drain current analytical model for triple-gate junctionless nanowire transistors. IEEE Trans. Electron. Devices 59(12), 3510–3518 (2012)CrossRef Trevisoli, R.D., Doria, R.T., de Souza, M., Das, S., Ferain, I., Pavanello, M.A.: Surface-potential-based drain current analytical model for triple-gate junctionless nanowire transistors. IEEE Trans. Electron. Devices 59(12), 3510–3518 (2012)CrossRef
9.
go back to reference Trevisoli, R., Doria, R.T., de Souza, M., Barraud, S., Vinet, M., Pavanello, M.A.: Analytical model for the dynamic behavior of triple-gate junctionless nanowire transistors. IEEE Trans. Electron. Devices 63(2), 856–863 (2016)CrossRef Trevisoli, R., Doria, R.T., de Souza, M., Barraud, S., Vinet, M., Pavanello, M.A.: Analytical model for the dynamic behavior of triple-gate junctionless nanowire transistors. IEEE Trans. Electron. Devices 63(2), 856–863 (2016)CrossRef
10.
go back to reference Jin, X., Liu, X., Wu, M., Chuai, R., Lee, J.-H., Lee, J.-H.: A unified analytical continuous current model applicable to accumulation mode (junctionless) and inversion mode MOSFETs with symmetric and asymmetric double-gate structures. Solid State Electron. 79, 206–209 (2013)CrossRef Jin, X., Liu, X., Wu, M., Chuai, R., Lee, J.-H., Lee, J.-H.: A unified analytical continuous current model applicable to accumulation mode (junctionless) and inversion mode MOSFETs with symmetric and asymmetric double-gate structures. Solid State Electron. 79, 206–209 (2013)CrossRef
11.
go back to reference Sallese, J.-M., Jazaeri, F., Barbut, L., Chevillon, N., Lallement, C.: A common core model for junctionless nanowires and symmetric double-gate FETs. IEEE Trans. Electron. Devices 60(12), 4277–4280 (2013)CrossRef Sallese, J.-M., Jazaeri, F., Barbut, L., Chevillon, N., Lallement, C.: A common core model for junctionless nanowires and symmetric double-gate FETs. IEEE Trans. Electron. Devices 60(12), 4277–4280 (2013)CrossRef
12.
go back to reference Jin, X., Liu, X., Wu, M., Chuai, R., Lee, J.-H., Lee, J.-H.: Modelling of the nanoscale channel length effect on the subthreshold characteristics of junctionless field-effect transistors with a symmetric double-gate structure. J. Phys. D Appl. Phys. 45(37), 375102 (2012)CrossRef Jin, X., Liu, X., Wu, M., Chuai, R., Lee, J.-H., Lee, J.-H.: Modelling of the nanoscale channel length effect on the subthreshold characteristics of junctionless field-effect transistors with a symmetric double-gate structure. J. Phys. D Appl. Phys. 45(37), 375102 (2012)CrossRef
13.
go back to reference Jazaeri, F., Barbut, L., Sallese, J.-M.: Generalized charge-based model of double-gate junctionless FETs, including inversion. IEEE Trans. Electron. Devices 61(10), 3553–3557 (2014)CrossRef Jazaeri, F., Barbut, L., Sallese, J.-M.: Generalized charge-based model of double-gate junctionless FETs, including inversion. IEEE Trans. Electron. Devices 61(10), 3553–3557 (2014)CrossRef
14.
go back to reference Jin, X., Liu, X., Lee, J.-H., Lee, J.-H.: A continuous current model of fully-depleted symmetric double-gate MOSFETs considering a wide range of body doping concentrations. Semicond. Sci. Technol. 25(5), 055018 (2010)CrossRef Jin, X., Liu, X., Lee, J.-H., Lee, J.-H.: A continuous current model of fully-depleted symmetric double-gate MOSFETs considering a wide range of body doping concentrations. Semicond. Sci. Technol. 25(5), 055018 (2010)CrossRef
15.
go back to reference Venugopalan, S., Lu, D.D., Kawakami, Y., Lee, P.M., Niknejad, A.M., Hu, C.: BSIM-CG: a compact model of cylindrical/surround gate MOSFET for circuit simulations. Solid State Electron. 67(1), 79–89 (2012)CrossRef Venugopalan, S., Lu, D.D., Kawakami, Y., Lee, P.M., Niknejad, A.M., Hu, C.: BSIM-CG: a compact model of cylindrical/surround gate MOSFET for circuit simulations. Solid State Electron. 67(1), 79–89 (2012)CrossRef
16.
go back to reference Dunga, M.V., Lin, C.-H., Xi, X., Lu, D.D., Niknejad, A.M., Hu, C.: Modeling advanced FET technology in a compact model. IEEE Trans. Electron. Devices 53(9), 1971–1978 (2006)CrossRef Dunga, M.V., Lin, C.-H., Xi, X., Lu, D.D., Niknejad, A.M., Hu, C.: Modeling advanced FET technology in a compact model. IEEE Trans. Electron. Devices 53(9), 1971–1978 (2006)CrossRef
17.
go back to reference Liu, F., He, J., Zhang, J., Chen, Y., Chan, M.: A non-charge-sheet analytic model for symmetric double-gate MOSFETs with smooth transition between partially and fully depleted operation modes. IEEE Trans. Electron. Devices 55(12), 3494–3502 (2008)CrossRef Liu, F., He, J., Zhang, J., Chen, Y., Chan, M.: A non-charge-sheet analytic model for symmetric double-gate MOSFETs with smooth transition between partially and fully depleted operation modes. IEEE Trans. Electron. Devices 55(12), 3494–3502 (2008)CrossRef
18.
go back to reference Cheng, Q., Hong, C., Kuo, J.B., Chen, Y.: A surface-field-based model for nanowire MOSFETs with spatial variations of doping profiles. IEEE Trans. Electron. Devices 61(12), 4040–4046 (2014)CrossRef Cheng, Q., Hong, C., Kuo, J.B., Chen, Y.: A surface-field-based model for nanowire MOSFETs with spatial variations of doping profiles. IEEE Trans. Electron. Devices 61(12), 4040–4046 (2014)CrossRef
19.
go back to reference Duarte, J.P., Choi, S.-J., Moon, D.-I., Ahn, J.-H., Kim, J.-Y., Kim, S., Choi, Y.-K.: A universal core model for multiple-gate field-effect transistors. Part I: charge model. IEEE Trans. Electron. Devices 60(2), 840–847 (2013) Duarte, J.P., Choi, S.-J., Moon, D.-I., Ahn, J.-H., Kim, J.-Y., Kim, S., Choi, Y.-K.: A universal core model for multiple-gate field-effect transistors. Part I: charge model. IEEE Trans. Electron. Devices 60(2), 840–847 (2013)
20.
go back to reference Jang, S., Liu, S.: An analytical surrounding gate MOSFET model. Solid State Electron. 42(5), 721–726 (1998)CrossRef Jang, S., Liu, S.: An analytical surrounding gate MOSFET model. Solid State Electron. 42(5), 721–726 (1998)CrossRef
21.
go back to reference Sallese, J.-M., Chevillon, N., Pregaldiny, F., Lallement, C., Iniguez, B.: The equivalent-thickness concept for doped symmetric DG MOSFETs. IEEE Trans. Electron. Devices 57(11), 2917–2924 (2010)CrossRef Sallese, J.-M., Chevillon, N., Pregaldiny, F., Lallement, C., Iniguez, B.: The equivalent-thickness concept for doped symmetric DG MOSFETs. IEEE Trans. Electron. Devices 57(11), 2917–2924 (2010)CrossRef
22.
go back to reference Muller, R.S., Kamins, T.I.: Device Electronics for Integrated Circuits, pp. 176–179, 393–396, 402–409. Wiley (1986) Muller, R.S., Kamins, T.I.: Device Electronics for Integrated Circuits, pp. 176–179, 393–396, 402–409. Wiley (1986)
24.
go back to reference Sentaurus User Guide, Version A-2008.09, Synopsys Inc., Mountain View (2008) Sentaurus User Guide, Version A-2008.09, Synopsys Inc., Mountain View (2008)
Metadata
Title
On the form of 1-D nonlinear Poisson’s equation and the concept of neutralization voltage for non-uniformly doped MOSFETs
Authors
Chuyang Hong
James B. Kuo
Yijian Chen
Publication date
13-11-2017
Publisher
Springer US
Published in
Journal of Computational Electronics / Issue 1/2018
Print ISSN: 1569-8025
Electronic ISSN: 1572-8137
DOI
https://doi.org/10.1007/s10825-017-1112-6

Other articles of this Issue 1/2018

Journal of Computational Electronics 1/2018 Go to the issue