Top

Published in:

2011 | OriginalPaper | Chapter

OVERSAMPLED DACs

Authors : Andrea Baschirotto, Vittorio Colonna, Gabriele Gandolfi

Published in: Analog Circuit Design

Publisher: Springer Netherlands

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

In this chapter the fundamental theory and advanced solution for oversampled DACs will be presented. Oversampled DACs are the only solution for audio codecs, which require DR in excess of 16 bit, THD in excess of 80 dB. For this reason audio cases are presented and studied in details. Finally the recent CMOS scaled technologies perform higher speed and then the concepts of oversampled DACs have been recently applied to larger bandwidth devices, indicating a future interesting development of oversampled DACs.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

previous chapter Wideband Continuous-Time Multi-Bit Delta-Sigma ADCs

next chapter RFID, a Technology Ready for Industry Deployment

H.J. Schouwenaars, D.W.J. Groeneveld, C.A.A. Bastiaansen, H.A.H. Termeer, An oversampled multibit CMOS D/A converter for digital dynamic audio with 115-dB range. IEEE J. Solid-State Circuits. 26(12), 1775–1780 (1991)CrossRef

R. Adams, K. Nguyen, K. Sweetland, A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling. IEEE J. Solid-State Circuits. 33(12), 1871–1878 (1998)

J. Peicheng, K. Suyama, P.F. Ferguson Jr., L. Wai, A 22-kHz multibit switched-capacitor sigma-delta D/A converter with 92 dB dynamic range. IEEE J. Solid-State Circuits. 30(12), 1316–1325 (1995)CrossRef

N. Sooch, High order switched-capacity filter with DAC input. US-Patent #5,245,344

X.-M. Gong, E. Gaalaas, M. Alexander, D. Hester, E. Walburger, J. Bian, A 120 dB multi-bit SC audio DAC with second-order noise shaping, in ISSCC, 2000, pp. 344–345, 469

I. Fujimori, T. Sugimoto, A 1.5-V 4.1-mW dual-channel audio delta–sigma D/A converter. IEEE J. Solid-State Circuits. 33, 1879–1886 (1998)CrossRef

I. Fujimori, A. Nogi, T. Sugimoto, A multibit delta-sigma audio DAC with 120 dB dynamic range. IEEE J. Solid-State Circuits. 35(8), 1066–1073 (2000)CrossRef

M. Annovazzi, V. Colonna, G. Gandolfi, F. Stefani, A. Baschirotto, A low-power 98 dB multibit audio DAC in a standard 3.3 V 0.35 µm CMOS technology. IEEE J. Solid-State Circuits. 37(7), 825–834 (2002)CrossRef

V. Colonna, M. Annovazzi, G. Boarin, G. Gandolfi, F. Stefani, A. Baschirotto, A 0.22 mm² 7.25 mW per-channel audio stereo-DAC with 97 dB-DR and 39 dB-SNR_out. IEEE J. Solid-State Circuits. 40(7), 1491–1498 (2005)CrossRef

10.

T. Hamasaki, Y. Shinohara, H. Terasawa, K.-I. Ochiai, M. Hiraoka, H. Kanayama, A 3-V, 22-mW multibit current-mode DAC with 100 dB dynamic range. IEEE J. Solid-State Circuits. 31(12), 1888–1894 (1996)CrossRef

11.

M.-Y. Choi, S.-N. Lee, S.-B. You, W.-S. Yeum, H.-J. Park, J.-W. Kim, H.-S. Lee, A 101-dB SNR hybrid delta-sigma audio ADC using post integration time control, in CICC, 2008, pp. 89–92

12.

M. Ortmanns, Y. Manoli, F. Gerfers, A continuous-time sigma-delta modulator with reduced jitter sensitivity, in ESSCIRC, 2002, pp. 287–290

13.

K. Nguyen, A. Bandyopadhyay, B. Adams, K. Sweetland, P. Baginski, A 108 dB SNR 1.1 mW oversampling audio DAC with a three-level DEM technique, in ISSCC, 2008, & IEEE J. Solid-State Circuits. 43(12), 2592–2600 (2008)CrossRef

14.

K. Philips, J. van den Homberg, C. Dijkmans, Power DAC: a single-chip audio DAC with a 70%-efficient power stage in 0.5 µm CMOS, in ISSCC, 1999, pp. 154–155

15.

C. Meroni et al., A 100 dB 4 Ω 40 W digital input class-AB power DAC for audio applications, in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2003, p. 130

16.

T. Ido, S. Ishizuka, T. Hamasaki, A 106 dB audio digital-to-analog converter employing segment flipping technology combined with cascaded dynamic element matching, in VLSI, 2005, pp. 174–175

17.

R. Hezar, L. Risbo, H. Kiper, M. Fares, B. Haroun, G. Burra, G. Gomez, A 110 dB SNR and 0.5 mW current-steering audio DAC implemented in 45 nm CMOS, in ISSCC, 2010, pp. 304–305

18.

Y.-H. Lee, M.-Y. Choi, S.-B. You, W.-S. Yeum, H.-J. Park, J.-W. Kim, A 4 mW per-channel 101 dB-DR stereo audio DAC with transformed quantization structure, in CICC, 2006, pp. 145–148

19.

B.M.J. Kup, E.C. Dijkmans, P.J.A. Naus, J. Sneep, A bit-stream digital-to-analog converter with 18-b resolution. IEEE J. Solid-State Circuits. 26(12), 1757–1763 (1991)

20.

A.C.Y. Lin, D.K. Su, R.K. Hester, B.A. Wooley, A CMOS oversampled DAC with multi-bit semi-digital filtering and boosted subcarrier SNR for ADSL central office modems. IEEE J. Solid-State Circuits. 41(4), 868–875 (2006)CrossRef

21.

P.A. Francese, P. Ferrat, Q. Huang, A 13b 1.1-MHz oversampled DAC with semidigital reconstruction filtering. IEEE J. Solid-State Circuits. 39(12), 2098–2106 (2004)CrossRef

22.

M. Clara, W. Klatzer, A. Wiesbauer, D. Straeussnigg, A 350 MHz low-OSR ΔΣ current-steering DAC with active termination in 0.13 μm CMOS, in ISSCC, 2005, pp. 118–119

23.

D. Giotta, P. Pessl, M. Clara, W. Klatzer, R. Gaggl, Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13 µm CMOS, in ESSCIRC, 2004, pp. 163–166

24.

P. Seddighrad, A. Ravi, M. Sajadieh, H. Lakdawala, K. Soumyanath, A 3.6 GHz, 16 mW ΣΔ DAC for a 802.11n/802.16e transmitter with 30 dB digital power control in 90 nm CMOS, in ESSCIRC, 2008, pp. 202–205

Title: OVERSAMPLED DACs
Authors: Andrea Baschirotto
Vittorio Colonna
Gabriele Gandolfi
Publisher: Springer Netherlands
Book: Analog Circuit Design
Print ISBN: 978-94-007-0390-2

Electronic ISBN: 978-94-007-0391-9

Copyright Year: 2011
DOI: https://doi.org/10.1007/978-94-007-0391-9_12