Skip to main content
main-content
Top

Hint

Swipe to navigate through the articles of this issue

20-07-2022

Performance Analysis of Enhanced AES-128 and Blowfish Algorithms Through Parallel-Pipelined-Memory Techniques

Authors: Rafidah Ahmad, Mohamad Faiz Mohamed Omar, Jagadheswaran Rajendran, Widad Ismail

Published in: Wireless Personal Communications

Login to get access
share
SHARE

Abstract

Currently, the advanced encryption standard (AES)-128 algorithm is deployed by the Institute of Electrical and Electronics Engineers standards, and it is widely used to secure wireless communication in various radio frequency bands. This paper proposes an enhanced Blowfish algorithm with better performance than the AES-128 as a potential security function to be implemented in mobile devices. A performance analysis based on Artix-7 field programmable gate array platform is conducted in terms of the design throughput, hardware utilisation and power consumption of the proposed AES-128 and Blowfish architectures, which are enhanced by using the parallel–pipelined–memory (P2M) techniques. These techniques contribute to the performance improvement of the P2M AES-128 and P2M Blowfish, with the proposed Blowfish achieving 50% better power throughput and 45.3% lower logic resources. Findings show that the P2M Blowfish not only secures mobile devices but can also reduce the design space and prolong battery lifetime for longer usage at a high data rate.

Graphical abstract

Literature
3.
go back to reference Guo, S., Zhao, X., Zhang, F., Wang, T., Shi, Z., Standaert, F. X., & Ma, C. (2014). Exploiting the incomplete diffusion feature: A specialized analytical side-channel attack against the AES and its application to microcontroller implementations. IEEE Transaction on Information Forensics and Security, 9(6), 999–1014. CrossRef Guo, S., Zhao, X., Zhang, F., Wang, T., Shi, Z., Standaert, F. X., & Ma, C. (2014). Exploiting the incomplete diffusion feature: A specialized analytical side-channel attack against the AES and its application to microcontroller implementations. IEEE Transaction on Information Forensics and Security, 9(6), 999–1014. CrossRef
7.
go back to reference Abd Elminaam, D. S., Kader, H. M. A., & Hadhoud, M. M. (2010). Evaluating the performance of symmetric encryption algorithms. International Journal of Network Security, 10(3), 213–219. Abd Elminaam, D. S., Kader, H. M. A., & Hadhoud, M. M. (2010). Evaluating the performance of symmetric encryption algorithms. International Journal of Network Security, 10(3), 213–219.
8.
go back to reference Thakur, J., & Kumar, N. (2011). DES, AES and blowfish: symmetric key cryptography algorithms simulation based performance analysis. International Journal of Emerging Technology and Advanced Engineering, 1(2), 6–12. Thakur, J., & Kumar, N. (2011). DES, AES and blowfish: symmetric key cryptography algorithms simulation based performance analysis. International Journal of Emerging Technology and Advanced Engineering, 1(2), 6–12.
9.
go back to reference Mandal, P. C. (2012). Superiority of blowfish algorithm. International Journal of Advanced Research in Computer Science and Software Engineering, 2(9), 196–201. Mandal, P. C. (2012). Superiority of blowfish algorithm. International Journal of Advanced Research in Computer Science and Software Engineering, 2(9), 196–201.
11.
go back to reference Devi, A., Sharma, A., & Rangra, A. (2015). Performance analysis of symmetric key algorithms: DES, AES, and blowfish for image encryption and decryption. International Journal of Engineering and Computer Science, 4(6), 12646–12651. Devi, A., Sharma, A., & Rangra, A. (2015). Performance analysis of symmetric key algorithms: DES, AES, and blowfish for image encryption and decryption. International Journal of Engineering and Computer Science, 4(6), 12646–12651.
12.
go back to reference Patil, P., Narayankar, P., Narayan, D.G., & Meena, S.M. (2016). A comprehensive evaluation of cryptographic algorithms: DES, 3DES, AES, RSA and Blowfish. In: Proceedings of the 2016 International Conference on Information Security & Privacy (ICISP2015), Procedia Computer Science, Elsevier, 78; pp. 617–624, Nagpur, India. Patil, P., Narayankar, P., Narayan, D.G., & Meena, S.M. (2016). A comprehensive evaluation of cryptographic algorithms: DES, 3DES, AES, RSA and Blowfish. In: Proceedings of the 2016 International Conference on Information Security & Privacy (ICISP2015), Procedia Computer Science, Elsevier, 78; pp. 617–624, Nagpur, India.
13.
go back to reference Rajasekaravarma, S., & Joshna, S. (2016). Symmetric key algorithms: a comparative analysis. International Journal of Innovative Research in Computer and Communication Engineering, 4(9), 15772–15775. Rajasekaravarma, S., & Joshna, S. (2016). Symmetric key algorithms: a comparative analysis. International Journal of Innovative Research in Computer and Communication Engineering, 4(9), 15772–15775.
15.
go back to reference Sohal, M., & Sharma, S. (2018). BDNA-A DNA inspired symmetric key cryptographic technique to secure cloud computing. Journal of King Saud University, Computer and Information Sciences, 1–9, in press. Sohal, M., & Sharma, S. (2018). BDNA-A DNA inspired symmetric key cryptographic technique to secure cloud computing. Journal of King Saud University, Computer and Information Sciences, 1–9, in press.
16.
go back to reference Nazeh Abdul Wahid, M. N., Ali, A., Esparham, B., & Marwan, M. D. (2018). A comparison of cryptographic algorithms: DES, 3DES, AES, RSA and blowfish for guessing attacks prevention. Journal of Computer Science Applications and Information Technology, 3(2), 1–7. Nazeh Abdul Wahid, M. N., Ali, A., Esparham, B., & Marwan, M. D. (2018). A comparison of cryptographic algorithms: DES, 3DES, AES, RSA and blowfish for guessing attacks prevention. Journal of Computer Science Applications and Information Technology, 3(2), 1–7.
17.
go back to reference Schneier, B., & Whiting, D. (1997). Fast software encryption: designing encryption for optimal speed on the Intel Pentium processor. In: Proceedings of 4th international workshop on fast software encryption. LNCS, pp. 242–259. Springer Verlag. Schneier, B., & Whiting, D. (1997). Fast software encryption: designing encryption for optimal speed on the Intel Pentium processor. In: Proceedings of 4th international workshop on fast software encryption. LNCS, pp. 242–259. Springer Verlag.
19.
go back to reference Fan, C. P., & Hwang, J. K. (2008). FPGA implementations of high throughput sequential and fully pipelined AES algorithm. International Journal of Electrical Engineering, 15(6), 447–455. Fan, C. P., & Hwang, J. K. (2008). FPGA implementations of high throughput sequential and fully pipelined AES algorithm. International Journal of Electrical Engineering, 15(6), 447–455.
20.
go back to reference Prasanthi, O., & Reddy, M. S. (2012). Enhanced AES algorithm. International Journal of Computer Applications in Engineering Sciences, 2, 114–118. Prasanthi, O., & Reddy, M. S. (2012). Enhanced AES algorithm. International Journal of Computer Applications in Engineering Sciences, 2, 114–118.
21.
go back to reference Subhashini, U., & Jagadeeswari, M. (2016). FPGA based encryption algorithm for secure communication. International Journal of Innovative Research in Science, Engineering and Technology, 5, 8707–8714. Subhashini, U., & Jagadeeswari, M. (2016). FPGA based encryption algorithm for secure communication. International Journal of Innovative Research in Science, Engineering and Technology, 5, 8707–8714.
23.
go back to reference Elbirt, A.J., Yip, W., Chetwynd, B., & Paar, C. (2000). An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In: Proceedings of the third advanced encryption standard candidate conference, national institute of standards and technology (NIST), pp. 13–27, New York. Elbirt, A.J., Yip, W., Chetwynd, B., & Paar, C. (2000). An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In: Proceedings of the third advanced encryption standard candidate conference, national institute of standards and technology (NIST), pp. 13–27, New York.
25.
go back to reference Adib, S. E., & Raissouni, N. (2012). AES encryption algorithm hardware implementation: throughput and area comparison of 128, 192 and 256-bits key. International Journal of Reconfigurable and Embedded Systems, 1(2), 67–74. CrossRef Adib, S. E., & Raissouni, N. (2012). AES encryption algorithm hardware implementation: throughput and area comparison of 128, 192 and 256-bits key. International Journal of Reconfigurable and Embedded Systems, 1(2), 67–74. CrossRef
27.
go back to reference Neenu, S., & Bonifus, P. L. (2016). Design of AES architecture with area and speed tradeoff. Elsevier Procedia Technology, 24, 1135–1140. CrossRef Neenu, S., & Bonifus, P. L. (2016). Design of AES architecture with area and speed tradeoff. Elsevier Procedia Technology, 24, 1135–1140. CrossRef
29.
go back to reference Guruprasad, S.P., & Chandrasekar, B.S. (2018). An evaluation framework for security algorithms performance realization on FPGA. In: Proceedings of the 2018 IEEE international conference on current trends in advanced computing, pp. 1–6, Bangalore, India. Guruprasad, S.P., & Chandrasekar, B.S. (2018). An evaluation framework for security algorithms performance realization on FPGA. In: Proceedings of the 2018 IEEE international conference on current trends in advanced computing, pp. 1–6, Bangalore, India.
32.
go back to reference Sudarshan, T.S.B., Mir, R.A., & Vijayalakshmi, S. (2005). DRIL-A flexible architecture for Blowfish algorithm encryption using dynamic reconfiguration, replication, inner-loop pipelining, loop folding techniques. Lecture notes in computer science (including subseries lecture notes in artificial intelligence and lecture notes in bioinformatics). LCNS, pp. 625–639. Springer Verlag. Sudarshan, T.S.B., Mir, R.A., & Vijayalakshmi, S. (2005). DRIL-A flexible architecture for Blowfish algorithm encryption using dynamic reconfiguration, replication, inner-loop pipelining, loop folding techniques. Lecture notes in computer science (including subseries lecture notes in artificial intelligence and lecture notes in bioinformatics). LCNS, pp. 625–639. Springer Verlag.
33.
go back to reference Karthigaikumar, P., & Baskaran, K. (2010). Partially pipelined VLSI implementation of blowfish encryption/decryption algorithm. International Journal of Image and Graphics, 10(3), 327–341. MathSciNetCrossRef Karthigaikumar, P., & Baskaran, K. (2010). Partially pipelined VLSI implementation of blowfish encryption/decryption algorithm. International Journal of Image and Graphics, 10(3), 327–341. MathSciNetCrossRef
35.
go back to reference Oukili, S., & Bri, S. (2016). High throughput parallel implementation of blowfish algorithm. International Journal of Applied Mathematics and Information Sciences, 10(6), 2087–2092. CrossRef Oukili, S., & Bri, S. (2016). High throughput parallel implementation of blowfish algorithm. International Journal of Applied Mathematics and Information Sciences, 10(6), 2087–2092. CrossRef
37.
go back to reference Bansal, V. P., & Jassal, P. S. (2016). Synthesis and analysis of 64-bit blowfish algorithm using VHDL. International Journal of Engineering Sciences, 17(1), 316–322. Bansal, V. P., & Jassal, P. S. (2016). Synthesis and analysis of 64-bit blowfish algorithm using VHDL. International Journal of Engineering Sciences, 17(1), 316–322.
39.
go back to reference Nalawade, S., & Gawali, D.H. (2017). Design and implementation of blowfish algorithm using reconfigurable platform. In: Proceedings of the 2017 international conference on recent innovations in signal processing and embedded systems, IEEE, pp. 479–484, Bhopal, India. Nalawade, S., & Gawali, D.H. (2017). Design and implementation of blowfish algorithm using reconfigurable platform. In: Proceedings of the 2017 international conference on recent innovations in signal processing and embedded systems, IEEE, pp. 479–484, Bhopal, India.
41.
go back to reference Xilinx, Inc. (2015). Zynq-7000 all programmable SoC overview. Product specification, DS190, v(1.8), USA. Xilinx, Inc. (2015). Zynq-7000 all programmable SoC overview. Product specification, DS190, v(1.8), USA.
43.
go back to reference Xilinx, Inc. (2017). User guide: Power analysis and optimization, UG907, v2017.3, USA. Xilinx, Inc. (2017). User guide: Power analysis and optimization, UG907, v2017.3, USA.
Metadata
Title
Performance Analysis of Enhanced AES-128 and Blowfish Algorithms Through Parallel-Pipelined-Memory Techniques
Authors
Rafidah Ahmad
Mohamad Faiz Mohamed Omar
Jagadheswaran Rajendran
Widad Ismail
Publication date
20-07-2022
Publisher
Springer US
Published in
Wireless Personal Communications
Print ISSN: 0929-6212
Electronic ISSN: 1572-834X
DOI
https://doi.org/10.1007/s11277-022-09933-2