Skip to main content
Top

2019 | OriginalPaper | Chapter

Performance Evaluation of Multi-operands Floating-Point Adder

Authors : Arvind Kumar, Sunil Kumar, Prateek Raj Gautam, Akshay Verma, Tarique Rashid

Published in: Recent Trends in Communication, Computing, and Electronics

Publisher: Springer Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

In this paper, an architecture is presented for a fused floating-point three operand adder unit. This adder executes two additions within a single unit. The purpose of this execution is to lessen total delay, die area, and power consumption in contrast with traditional addition method. Various optimization techniques including exponent comparison, alignment of significands, leading zero detection, addition, and rounding are used to diminish total delay, die area, and power consumption. In addition to this, the comparison is described of different blocks in term for die area, total delay, and power consumption. The proposed scheme is designed and implemented on Xilinx ISE Design 14.7 and synthesized on Synopsis.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Zuras, D., Cowlishaw, M., Aiken, A., Applegate, M., Bailey, D., Bass, S., et al. (2008). IEEE standard for floating-point arithmetic. IEEE Standards, 754–2008, 1–70. Zuras, D., Cowlishaw, M., Aiken, A., Applegate, M., Bailey, D., Bass, S., et al. (2008). IEEE standard for floating-point arithmetic. IEEE Standards, 754–2008, 1–70.
2.
go back to reference Sohn, J., & Swartzlander, E. E. (2014). A fused floating-point three-term adder. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(10), 2842–2850.MathSciNetCrossRef Sohn, J., & Swartzlander, E. E. (2014). A fused floating-point three-term adder. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(10), 2842–2850.MathSciNetCrossRef
3.
go back to reference Popalghat, M., & Palsodkar, P. (2016). Implementation of fused floating point three term adder unit. In 2016 International Conference on Communication and Signal Processing (ICCSP) (pp. 1343–1346). IEEE. Popalghat, M., & Palsodkar, P. (2016). Implementation of fused floating point three term adder unit. In 2016 International Conference on Communication and Signal Processing (ICCSP) (pp. 1343–1346). IEEE.
4.
go back to reference Drusya, P., & Jacob, V. (2016). Area efficient fused floating point three term adder. In International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT) (pp. 1621–1625). IEEE. Drusya, P., & Jacob, V. (2016). Area efficient fused floating point three term adder. In International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT) (pp. 1621–1625). IEEE.
5.
go back to reference Sohn, J., & Swartzlander, E. E. (2012). Improved architectures for a fused floating-point add-subtract unit. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(10), 2285–2291.MathSciNetCrossRef Sohn, J., & Swartzlander, E. E. (2012). Improved architectures for a fused floating-point add-subtract unit. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(10), 2285–2291.MathSciNetCrossRef
6.
go back to reference Tenca, A.F. (2009). Multi-operand floating-point addition. In 2009 19th IEEE Symposium on Computer Arithmetic, ARITH 2009. (pp. 161–168). IEEE Tenca, A.F. (2009). Multi-operand floating-point addition. In 2009 19th IEEE Symposium on Computer Arithmetic, ARITH 2009. (pp. 161–168). IEEE
7.
go back to reference Seidel, P. M., & Even, G. (2004). Delay-optimized implementation of IEEE floating-point addition. IEEE Transactions on Computers, 53(2), 97–113.CrossRef Seidel, P. M., & Even, G. (2004). Delay-optimized implementation of IEEE floating-point addition. IEEE Transactions on Computers, 53(2), 97–113.CrossRef
8.
go back to reference Tao, Y., Deyuan, G., Xiaoya, F., & Xianglong, R. (2012). Three-operand floating-point adder. In 2012 IEEE 12th International Conference on Computer and Information Technology (CIT) (pp. 192–196). IEEE. Tao, Y., Deyuan, G., Xiaoya, F., & Xianglong, R. (2012). Three-operand floating-point adder. In 2012 IEEE 12th International Conference on Computer and Information Technology (CIT) (pp. 192–196). IEEE.
9.
go back to reference Underwood, K. (2004). Fpgas vs. cpus: trends in peak floating-point performance. In Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays (pp. 171–180). ACM. Underwood, K. (2004). Fpgas vs. cpus: trends in peak floating-point performance. In Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays (pp. 171–180). ACM.
10.
go back to reference Monniaux, D. (2008). The pitfalls of verifying floating-point computations. ACM Transactions on Programming Languages and Systems (TOPLAS), 30(3), 12.CrossRef Monniaux, D. (2008). The pitfalls of verifying floating-point computations. ACM Transactions on Programming Languages and Systems (TOPLAS), 30(3), 12.CrossRef
Metadata
Title
Performance Evaluation of Multi-operands Floating-Point Adder
Authors
Arvind Kumar
Sunil Kumar
Prateek Raj Gautam
Akshay Verma
Tarique Rashid
Copyright Year
2019
Publisher
Springer Singapore
DOI
https://doi.org/10.1007/978-981-13-2685-1_51