Skip to main content
Top

2017 | OriginalPaper | Chapter

7. Prototyping of Concurrent Control Systems

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

This section introduces to prototyping techniques of concurrent control systems. At the beginning the general prototyping concept is shown. The technique is common for both types of concurrent control systems: integrated and distributed. Next, the prototyping flow oriented on the integrated concurrent control systems is presented. Such a method is a base for implementation of the controller in programable devices (namely FPGAs) enabling further partial reconfiguration of the system (cf. Chap. 9).

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
7.
go back to reference Adamski M, Karatkevich A, Wegrzyn M (eds) (2005) Design of embedded control systems. Springer, New York. ISBN:0-387-23630-9 Adamski M, Karatkevich A, Wegrzyn M (eds) (2005) Design of embedded control systems. Springer, New York. ISBN:0-387-23630-9
8.
go back to reference Barkalov A, Titarenko L (2009) Logic synthesis for FSM-based control units. Lecture notes in electrical engineering, vol 53. Springer, Berlin Barkalov A, Titarenko L (2009) Logic synthesis for FSM-based control units. Lecture notes in electrical engineering, vol 53. Springer, Berlin
9.
go back to reference Berthomieu B, Peres F, Vernadat F (2007) Model checking bounded prioritized time Petri nets. In: ATVA’07 Proceedings of the 5th international conference on automated technology for verification and analysis Berthomieu B, Peres F, Vernadat F (2007) Model checking bounded prioritized time Petri nets. In: ATVA’07 Proceedings of the 5th international conference on automated technology for verification and analysis
10.
go back to reference Best E, Esparza J (1992) Computer science logic: 5th workshop, CSL ’91 Berne, Switzerland, 7–11 Oct 1991 proceedings, chapter Model checking of persistent Petri nets, pp 35–52. Springer, Berlin Best E, Esparza J (1992) Computer science logic: 5th workshop, CSL ’91 Berne, Switzerland, 7–11 Oct 1991 proceedings, chapter Model checking of persistent Petri nets, pp 35–52. Springer, Berlin
11.
12.
go back to reference Bukowiec A (2009) Synthesis of finite state machines for FPGA devices based on architectural decomposition, vol 13. Lecture notes in control and computer science. Wydawnictwo Uniwersytetu Zielona Góra, Zielona Góra Bukowiec A (2009) Synthesis of finite state machines for FPGA devices based on architectural decomposition, vol 13. Lecture notes in control and computer science. Wydawnictwo Uniwersytetu Zielona Góra, Zielona Góra
13.
go back to reference Clarke E, Grumberg O, Peled D (1999) Model checking. The MIT Press Clarke E, Grumberg O, Peled D (1999) Model checking. The MIT Press
14.
go back to reference Cortadella J (2002) Logic synthesis for asynchronous controllers and interfaces. Springer series in Advanced microelectronics. Springer, Berlin Cortadella J (2002) Logic synthesis for asynchronous controllers and interfaces. Springer series in Advanced microelectronics. Springer, Berlin
15.
go back to reference Costa A, Barbosa P, Gomes L, Ramalho F, Figueiredo J, Junior A (2010) Properties preservation in distributed execution of Petri nets models. Emerg Trends Technol Innov 314:241–250CrossRef Costa A, Barbosa P, Gomes L, Ramalho F, Figueiredo J, Junior A (2010) Properties preservation in distributed execution of Petri nets models. Emerg Trends Technol Innov 314:241–250CrossRef
16.
go back to reference Costelha H, Lima P (2007) Modelling, analysis and execution of robotic tasks using Petri nets. In: International conference on intelligent robots and systems, pp 1449–1454 Costelha H, Lima P (2007) Modelling, analysis and execution of robotic tasks using Petri nets. In: International conference on intelligent robots and systems, pp 1449–1454
17.
go back to reference Costelha H, Lima P (2010) Petri net robotic task plan representation: modelling, analysis and execution. In: Vedran Kordic (ed) Autonomous agents, pp 65–89. InTech Costelha H, Lima P (2010) Petri net robotic task plan representation: modelling, analysis and execution. In: Vedran Kordic (ed) Autonomous agents, pp 65–89. InTech
18.
go back to reference Czerwinski R, Kania D (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst: Embed Hardw Des 36(1):45–61CrossRef Czerwinski R, Kania D (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst: Embed Hardw Des 36(1):45–61CrossRef
19.
go back to reference Darvas D, Fernandez Adiego B, Voros A, Bartha T, Blanco Vinuela E, Gonzalez Suarez V (2014) Formal verification of complex properties on PLC programs. In: Formal techniques for distributed objects, components, and systems. Lecture notes in computer science, vol 8461. Springer, Berlin, pp 284–299 Darvas D, Fernandez Adiego B, Voros A, Bartha T, Blanco Vinuela E, Gonzalez Suarez V (2014) Formal verification of complex properties on PLC programs. In: Formal techniques for distributed objects, components, and systems. Lecture notes in computer science, vol 8461. Springer, Berlin, pp 284–299
20.
go back to reference Devadas S, Wang AR, Newton AR, Sangiovanni-Vincentelli A (1989) Boolean decomposition in multilevel logic optimization. IEEE J Solid-State Circuits 24(2):399–408CrossRef Devadas S, Wang AR, Newton AR, Sangiovanni-Vincentelli A (1989) Boolean decomposition in multilevel logic optimization. IEEE J Solid-State Circuits 24(2):399–408CrossRef
22.
go back to reference Emerson E (2008) The beginning of model checking: a personal perspective. In: Grumberg O, Veith H (eds) 25 Years of model checking: history, achievements, perspectives. Springer, pp 27–45 Emerson E (2008) The beginning of model checking: a personal perspective. In: Grumberg O, Veith H (eds) 25 Years of model checking: history, achievements, perspectives. Springer, pp 27–45
23.
go back to reference Gomes L, Costa A, Barros JP, Lima P (2007) From Petri net models to VHDL implementation of digital controllers. In: 33rd Annual conference of the IEEE industrial electronics society, 2007, IECON 2007, pp 94–99. IEEE Gomes L, Costa A, Barros JP, Lima P (2007) From Petri net models to VHDL implementation of digital controllers. In: 33rd Annual conference of the IEEE industrial electronics society, 2007, IECON 2007, pp 94–99. IEEE
24.
go back to reference Gourcuff V, De Smet O, Faure J-M (2006) Efficient representation for formal verification of PLC programs. In: 8th International workshop on discrete event systems, pp 182–187 Gourcuff V, De Smet O, Faure J-M (2006) Efficient representation for formal verification of PLC programs. In: 8th International workshop on discrete event systems, pp 182–187
25.
go back to reference Grobelna I (2011) Formal verification of embedded logic controller specification with computer deduction in temporal logic. Przeglad Elektrotechniczny 87(12a):47–50 Grobelna I (2011) Formal verification of embedded logic controller specification with computer deduction in temporal logic. Przeglad Elektrotechniczny 87(12a):47–50
26.
go back to reference Grobelna I (2011) Formal verification of embedded logic controller specification with computer deduction in temporal logic. Przeglad Elektrotechniczny 87(12a):40–43 Grobelna I (2011) Formal verification of embedded logic controller specification with computer deduction in temporal logic. Przeglad Elektrotechniczny 87(12a):40–43
27.
go back to reference Grobelna I (2013) Formal verification of logic controller specification by means of model checking. University of Zielona Góra Press Grobelna I (2013) Formal verification of logic controller specification by means of model checking. University of Zielona Góra Press
28.
go back to reference Grobelna I, Grobelny M, Adamski M (2014) Model checking of UML activity diagrams in logic controllers design. In: Proceedings of the 9th international conference on dependability and complex systems (DepCoS-RELCOMEX) Grobelna I, Grobelny M, Adamski M (2014) Model checking of UML activity diagrams in logic controllers design. In: Proceedings of the 9th international conference on dependability and complex systems (DepCoS-RELCOMEX)
29.
go back to reference Grobelna I, Wiśniewska M, Wiśniewski R, Grobelny M, Mróz P (2014) Decomposition, validation and documentation of control process specification in form of a Petri net. In: Proceedings of the 7th IEEE international conference on human system interactions (HSI) Grobelna I, Wiśniewska M, Wiśniewski R, Grobelny M, Mróz P (2014) Decomposition, validation and documentation of control process specification in form of a Petri net. In: Proceedings of the 7th IEEE international conference on human system interactions (HSI)
30.
go back to reference Grobelna I, Wiśniewski R, Grobelny M, Wiśniewska M (2016) Design and verification of real-life processes with application of Petri nets. In: IEEE Trans Syst Man Cybern: Syst. doi:10.1109/TSMC.2016.2531673 Grobelna I, Wiśniewski R, Grobelny M, Wiśniewska M (2016) Design and verification of real-life processes with application of Petri nets. In: IEEE Trans Syst Man Cybern: Syst. doi:10.​1109/​TSMC.​2016.​2531673
31.
32.
go back to reference Hu H, Zhou M, Li Z (2011) Supervisor design to enforce production ratio and absence of deadlock in automated manufacturing systems. IEEE Trans Syst Man Cybern Part A: Syst Hum 41(2):201–212CrossRef Hu H, Zhou M, Li Z (2011) Supervisor design to enforce production ratio and absence of deadlock in automated manufacturing systems. IEEE Trans Syst Man Cybern Part A: Syst Hum 41(2):201–212CrossRef
33.
go back to reference Kania D (1999) Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition. In: Proceedings. 25th EUROMICRO Conference, 1999, vol 1, pp 278–281. IEEE Kania D (1999) Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition. In: Proceedings. 25th EUROMICRO Conference, 1999, vol 1, pp 278–281. IEEE
34.
go back to reference Kania D, Kulisz J (2007) Logic synthesis for PAL-based CPLD-s based on two-stage decomposition. J Syst Softw 80(7):1129–1141CrossRef Kania D, Kulisz J (2007) Logic synthesis for PAL-based CPLD-s based on two-stage decomposition. J Syst Softw 80(7):1129–1141CrossRef
35.
go back to reference Kropf T (1999) Introduction to formal hardware verification: methods and tools for designing correct circuits and systems. Springer Kropf T (1999) Introduction to formal hardware verification: methods and tools for designing correct circuits and systems. Springer
36.
go back to reference Krzywicki K, Andrzejewski G (2014) Data exchange methods in distributed embedded systems. In: New trends in digital systems design, pp 126–141. VDI Verlag GmbH, Dússeldorf Krzywicki K, Andrzejewski G (2014) Data exchange methods in distributed embedded systems. In: New trends in digital systems design, pp 126–141. VDI Verlag GmbH, Dússeldorf
38.
go back to reference Lampérière-Couffin S, Lesage J (2000) Formal verification of the sequential part of PLC programs. In: 5th Workshop on discrete event systems, pp 247–254 Lampérière-Couffin S, Lesage J (2000) Formal verification of the sequential part of PLC programs. In: 5th Workshop on discrete event systems, pp 247–254
39.
go back to reference Leroux H, Andreu D, Godary-Dejean K (2015) Handling exceptions in Petri net-based digital architecture: from formalism to implementation on FPGAs. IEEE Trans Ind Inf 11(4):897–906CrossRef Leroux H, Andreu D, Godary-Dejean K (2015) Handling exceptions in Petri net-based digital architecture: from formalism to implementation on FPGAs. IEEE Trans Ind Inf 11(4):897–906CrossRef
41.
go back to reference McCluskey E (1986) Logic design principles. Prentice Hall, Englewood Cliffs, NJ McCluskey E (1986) Logic design principles. Prentice Hall, Englewood Cliffs, NJ
42.
43.
go back to reference Moore E (1956) Gedanken experiments on sequential machines. In: Automata Studies, pp 129–153. PUP Moore E (1956) Gedanken experiments on sequential machines. In: Automata Studies, pp 129–153. PUP
44.
go back to reference Moreira M, Basilio J (2014) Bridging the gap between design and implementation of discrete-event controllers. IEEE Trans Autom Sci Eng 11(1):48–65CrossRef Moreira M, Basilio J (2014) Bridging the gap between design and implementation of discrete-event controllers. IEEE Trans Autom Sci Eng 11(1):48–65CrossRef
45.
go back to reference Moutinho F, Gomes L (2015) Distributed embedded controller development with Petri nets: application to globally-asynchronous locally-synchronous systems, 1st edn. Springer Publishing Company, Incorporated Moutinho F, Gomes L (2015) Distributed embedded controller development with Petri nets: application to globally-asynchronous locally-synchronous systems, 1st edn. Springer Publishing Company, Incorporated
46.
go back to reference Muthukumar V, Bignall RJ, Selvaraj H (2007) An efficient variable partitioning approach for functional decomposition of circuits. J Syst Archit 53(1):53–67CrossRef Muthukumar V, Bignall RJ, Selvaraj H (2007) An efficient variable partitioning approach for functional decomposition of circuits. J Syst Archit 53(1):53–67CrossRef
47.
go back to reference Penczek W, Pół rola A (2006) Advances in verification of Time Petri Nets and timed automata. Springer Penczek W, Pół rola A (2006) Advances in verification of Time Petri Nets and timed automata. Springer
49.
go back to reference Rashid M, Anwar M, Khan A (2015) Identification of trends for model based development of embedded systems. In: 12th International symposium on programming and systems (ISPS), pp 1–8. IEEE Rashid M, Anwar M, Khan A (2015) Identification of trends for model based development of embedded systems. In: 12th International symposium on programming and systems (ISPS), pp 1–8. IEEE
50.
go back to reference Rawski M, Jóźwiak L, Łuba T (2001) Functional decomposition with an efficient input support selection for sub-functions based on information relationship measures. J Syst Archit 47:137–155CrossRef Rawski M, Jóźwiak L, Łuba T (2001) Functional decomposition with an efficient input support selection for sub-functions based on information relationship measures. J Syst Archit 47:137–155CrossRef
51.
go back to reference Ribeiro O, Fernades J (2007) Translating synchronous Petri nets into promela for verifying behavioural properties. In: International symposium on industrial embedded systems SIES ’07, pp 266–273 Ribeiro O, Fernades J (2007) Translating synchronous Petri nets into promela for verifying behavioural properties. In: International symposium on industrial embedded systems SIES ’07, pp 266–273
53.
54.
go back to reference Scholl C (2001) Functional decomposition with application to FPGA synthesis. Kluwer Academic Publishers, Norwell, MACrossRefMATH Scholl C (2001) Functional decomposition with application to FPGA synthesis. Kluwer Academic Publishers, Norwell, MACrossRefMATH
55.
go back to reference Sentovich E, Singh K, Lavagno L, Moon C, Murgai R, Saldanha A, Savoj H, Stephan PR, Brayton RK, Sangiovanni-Vincentelli A (1992) Sis: a system for sequential circuit synthesis. Technical report UCB/ERL M92/41, U.C. Berkeley Sentovich E, Singh K, Lavagno L, Moon C, Murgai R, Saldanha A, Savoj H, Stephan PR, Brayton RK, Sangiovanni-Vincentelli A (1992) Sis: a system for sequential circuit synthesis. Technical report UCB/ERL M92/41, U.C. Berkeley
56.
go back to reference Sentovich E, Singh KJ, Moon CW, Savoj H, Brayton RK, Sangiovanni-Vincentelli AL (1992) Sequential circuit design using synthesis and optimization. In: ICCD ’92: Proceedings of the 1991 IEEE international conference on computer design on VLSI in computer & processors, pp 328–333, Washington, DC, USA, 1992. IEEE Computer Society Sentovich E, Singh KJ, Moon CW, Savoj H, Brayton RK, Sangiovanni-Vincentelli AL (1992) Sequential circuit design using synthesis and optimization. In: ICCD ’92: Proceedings of the 1991 IEEE international conference on computer design on VLSI in computer & processors, pp 328–333, Washington, DC, USA, 1992. IEEE Computer Society
57.
go back to reference Sentovich EM (1993) Sequential circuit synthesis at the gate level. PhD thesis, University of California, Berkeley, 1993. Chair-Robert K. Brayton Sentovich EM (1993) Sequential circuit synthesis at the gate level. PhD thesis, University of California, Berkeley, 1993. Chair-Robert K. Brayton
58.
go back to reference Sudacevschi V, Ababii V, Gutuleac E, Negura V (2010) HDL implementation from Petri nets description. In: 10th International conference on development and application systems, pp 236–240 Sudacevschi V, Ababii V, Gutuleac E, Negura V (2010) HDL implementation from Petri nets description. In: 10th International conference on development and application systems, pp 236–240
59.
go back to reference Szpyrka M, Biernacka A, Biernacki J (2014) Methods of translation of Petri nets to nusmv language. In: International workshop on concurrency, specification and programming (CS&P), pp 245–256 Szpyrka M, Biernacka A, Biernacki J (2014) Methods of translation of Petri nets to nusmv language. In: International workshop on concurrency, specification and programming (CS&P), pp 245–256
60.
go back to reference Tanenbaum AS, Van Steen M (2007) Distributed systems. Prentice-Hall Tanenbaum AS, Van Steen M (2007) Distributed systems. Prentice-Hall
61.
go back to reference Tzes A, Kim S, McShane W (1996) Applications of Petri networks to transportation network modeling. IEEE Trans Veh Technol 45(2):391–400CrossRef Tzes A, Kim S, McShane W (1996) Applications of Petri networks to transportation network modeling. IEEE Trans Veh Technol 45(2):391–400CrossRef
62.
go back to reference Uzam M, Burak koç I, Gelen G, Hakan Aksebzeci B (2005) Asynchronous implementation of a Petri net based discrete event control system using a Xilinx FPGA. In: Proceedings of the 35th international conference on computers and industrial engineering, pp 2025–2030 Uzam M, Burak koç I, Gelen G, Hakan Aksebzeci B (2005) Asynchronous implementation of a Petri net based discrete event control system using a Xilinx FPGA. In: Proceedings of the 35th international conference on computers and industrial engineering, pp 2025–2030
63.
go back to reference van der Aalst WMP (2013) Decomposing Petri nets for process mining: a generic approach. Distrib Parallel Databases 31(4):471–507CrossRef van der Aalst WMP (2013) Decomposing Petri nets for process mining: a generic approach. Distrib Parallel Databases 31(4):471–507CrossRef
64.
go back to reference Wiśniewski R (2009) Synthesis of compositional microprogram control units for programmable devices, vol 14. Lecture notes in control and computer science. University of Zielona Góra Press, Zielona Góra Wiśniewski R (2009) Synthesis of compositional microprogram control units for programmable devices, vol 14. Lecture notes in control and computer science. University of Zielona Góra Press, Zielona Góra
65.
go back to reference Wiśniewski R, Barkalov A, Titarenko L, Halang W (2011) Design of microprogrammed controllers to be implemented in FPGAs. Int J Appl Math Comput Sci 21(2):401–412MATH Wiśniewski R, Barkalov A, Titarenko L, Halang W (2011) Design of microprogrammed controllers to be implemented in FPGAs. Int J Appl Math Comput Sci 21(2):401–412MATH
Metadata
Title
Prototyping of Concurrent Control Systems
Author
Remigiusz Wiśniewski
Copyright Year
2017
DOI
https://doi.org/10.1007/978-3-319-45811-3_7