Skip to main content
Top
Published in:

01-02-2025

Realization of energy efficient GF Xtime multiplier using quantum dot cellular automata (QCA) for AES-MixColumn

Authors: P. Rajasekar, H. Mangalam, K. H. Shakthi Murugan, K. Kalaiselvi

Published in: Journal of Computational Electronics | Issue 1/2025

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Recent advances in VLSI technology have led to the introduction of Quantum dot Cellular Automata (QCA) technology as a possible alternative to CMOS technology. This is owing mostly to its tiny feature size, high operating frequency, and low power consumption. During the preliminary research stage, QCA has been used to execute diverse models of combinatorial and sequential circuits, which serve as the fundamental functional components in a wide range of applications. Currently, research is focusing on the implementation of application-oriented architectures using QCA. The motivation behind this research work is to incorporate Galois Field (GF) functions into the AES Mix- Columns operation. We have proposed an Xtime multiplier implemented using QCA technology and analyzed the multiplier using various XOR models of QCA.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
10.
go back to reference Das, J.C., De, D.: Reversible binary subtractor design using quantum dot-cellular automata. Front. Inf. Technol. Electron. Eng. 18, 1416–1429 (2017)CrossRefMATH Das, J.C., De, D.: Reversible binary subtractor design using quantum dot-cellular automata. Front. Inf. Technol. Electron. Eng. 18, 1416–1429 (2017)CrossRefMATH
15.
go back to reference Daemen, J., Rijmen, V.: The Design of Rijndael. Springer Berlin Heidelberg, Berlin, Heidelberg (2002)CrossRefMATH Daemen, J., Rijmen, V.: The Design of Rijndael. Springer Berlin Heidelberg, Berlin, Heidelberg (2002)CrossRefMATH
16.
go back to reference FIPS, F.: Federal Information Processing Standards Publication FIPS-197, Advanced Encryption Standard (AES) (1999) FIPS, F.: Federal Information Processing Standards Publication FIPS-197, Advanced Encryption Standard (AES) (1999)
17.
go back to reference Mahdavi, M., Amiri, M.A.: High level modeling of AES in QCA technology. Majlesi J. Telecommun. Dev. 74, 155–160 (2018)MATH Mahdavi, M., Amiri, M.A.: High level modeling of AES in QCA technology. Majlesi J. Telecommun. Dev. 74, 155–160 (2018)MATH
18.
go back to reference Rajasekar, P., Mangalam, H., Kumar, C.S.: Logic realization of galois field for AES SBOX using quantum dot cellular automata. J. Supercomput. 79(3), 3024–3054 (2023)CrossRefMATH Rajasekar, P., Mangalam, H., Kumar, C.S.: Logic realization of galois field for AES SBOX using quantum dot cellular automata. J. Supercomput. 79(3), 3024–3054 (2023)CrossRefMATH
19.
go back to reference Li, K., Li, H., Mund, G.: A reconfigurable and compact subpipelined architecture for AES encryption and decryption. EURASIP J. Adv. Signal Proc. 1, 1–21 (2023)MATH Li, K., Li, H., Mund, G.: A reconfigurable and compact subpipelined architecture for AES encryption and decryption. EURASIP J. Adv. Signal Proc. 1, 1–21 (2023)MATH
20.
go back to reference Sai, T.V., Balasubramanian, K., Yamuna, B.: Design of a High-Speed and Low-Power AES Architecture. In: Bindhu, V., Tavares, J.M.R.S., Vuppalapati, C. (eds) Proceedings of Fourth International Conference on Communication, Computing and Electronics Systems. Lecture Notes in Electrical Engineering,977. Springer, Singapore (2023). https://doi.org/10.1007/978-981-19-7753-4_31 Sai, T.V., Balasubramanian, K., Yamuna, B.: Design of a High-Speed and Low-Power AES Architecture. In: Bindhu, V., Tavares, J.M.R.S., Vuppalapati, C. (eds) Proceedings of Fourth International Conference on Communication, Computing and Electronics Systems. Lecture Notes in Electrical Engineering,977. Springer, Singapore (2023). https://​doi.​org/​10.​1007/​978-981-19-7753-4_​31
21.
go back to reference Zhang, X., Yang, F., Zheng, X., Zhang, X., Wu, N.: A full matrix joint optimization method for hardware implementation of AES MixColumns/InvMixColumns. IEICE Electron. Express 17(24), 20200391–20200391 (2020)CrossRefMATH Zhang, X., Yang, F., Zheng, X., Zhang, X., Wu, N.: A full matrix joint optimization method for hardware implementation of AES MixColumns/InvMixColumns. IEICE Electron. Express 17(24), 20200391–20200391 (2020)CrossRefMATH
22.
go back to reference Sasikumar, M., Sreehari, K. N., Bhakthavatchalu, R.:Systolic array implementation of mix column and inverse mix column of AES. In: 2019 International Conference on Communication and Signal Processing (ICCSP). IEEE. 0730–0734 (2019) Sasikumar, M., Sreehari, K. N., Bhakthavatchalu, R.:Systolic array implementation of mix column and inverse mix column of AES. In: 2019 International Conference on Communication and Signal Processing (ICCSP). IEEE. 0730–0734 (2019)
23.
go back to reference Pasuluri, B.S.: Application of UT multiplier in AES algorithm and analysis of its performance. Inf. Technol. Ind. 9(3), 647–652 (2021)MATH Pasuluri, B.S.: Application of UT multiplier in AES algorithm and analysis of its performance. Inf. Technol. Ind. 9(3), 647–652 (2021)MATH
24.
go back to reference Selimis, G. N., Fournaris, A. P., Koufopavlou, O.: Applying low power techniques in aes mixcolumn/invmixcolumn transformations. In: 2006 13th IEEE International Conference on Electronics, Circuits and Systems. IEEE.1089–1092 (2006) Selimis, G. N., Fournaris, A. P., Koufopavlou, O.: Applying low power techniques in aes mixcolumn/invmixcolumn transformations. In: 2006 13th IEEE International Conference on Electronics, Circuits and Systems. IEEE.1089–1092 (2006)
25.
go back to reference Li, H., Friggstad, Z.: An efficient architecture for the AES mix columns operation. In: 2005 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. 4637–4640 (2005) Li, H., Friggstad, Z.: An efficient architecture for the AES mix columns operation. In: 2005 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE. 4637–4640 (2005)
26.
go back to reference Ghaznavi, S., Gebotys, C., Elbaz, R.: Efficient technique for the FPGA implementation of the AES mixcolumns transformation. In: IEEE 2009 International Conference on Reconfigurable Computing and FPGAs. 219–224. (2009) Ghaznavi, S., Gebotys, C., Elbaz, R.: Efficient technique for the FPGA implementation of the AES mixcolumns transformation. In: IEEE 2009 International Conference on Reconfigurable Computing and FPGAs. 219–224. (2009)
27.
go back to reference Murtaza, G., Khan, A. A., Alam, S. W., Farooqi, A.: Fortification of AES with dynamic mix-column transformation. Cryptology ePrint Archive (2011) Murtaza, G., Khan, A. A., Alam, S. W., Farooqi, A.: Fortification of AES with dynamic mix-column transformation. Cryptology ePrint Archive (2011)
28.
go back to reference Bahar, A.N., Waheed, S., Hossain, N., Asaduzzaman, M.: A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis. Alex. Eng. J. 57(2), 729–738 (2018)CrossRef Bahar, A.N., Waheed, S., Hossain, N., Asaduzzaman, M.: A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis. Alex. Eng. J. 57(2), 729–738 (2018)CrossRef
29.
go back to reference Majeed, A., Alkaldy, E.: High-performance adder using a new XOR gate in QCA technology. J. Supercomput. 78(9), 11564–11579 (2022)CrossRefMATH Majeed, A., Alkaldy, E.: High-performance adder using a new XOR gate in QCA technology. J. Supercomput. 78(9), 11564–11579 (2022)CrossRefMATH
30.
go back to reference Rajasekar, P., Mangalam, H.: Design and implementation of low power multistage AES S box. Int. J. Appl. Eng. Res. 10, 40535–40540 (2015)MATH Rajasekar, P., Mangalam, H.: Design and implementation of low power multistage AES S box. Int. J. Appl. Eng. Res. 10, 40535–40540 (2015)MATH
31.
go back to reference Rajasekar, P., Mangalam, H.: Design of low power optimized MixColumn/inverse MixColumn architecture for AES. Int. J. Appl. Eng. Res. 11, 922–926 (2016)MATH Rajasekar, P., Mangalam, H.: Design of low power optimized MixColumn/inverse MixColumn architecture for AES. Int. J. Appl. Eng. Res. 11, 922–926 (2016)MATH
32.
go back to reference Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum cellular automata. Nanotechnology 4(1), 49 (1993)CrossRefMATH Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum cellular automata. Nanotechnology 4(1), 49 (1993)CrossRefMATH
34.
go back to reference Wilson M., Kannangara K., Smith G., Simmons M., Raguse B.: Nanotechnology basic science and emerging technologies. CRC press (2002) Wilson M., Kannangara K., Smith G., Simmons M., Raguse B.: Nanotechnology basic science and emerging technologies. CRC press (2002)
36.
go back to reference Sasamal, T.N., Singh, A.K., Mohan, A.: Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective. Springer Singapore, Singapore (2020)CrossRefMATH Sasamal, T.N., Singh, A.K., Mohan, A.: Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective. Springer Singapore, Singapore (2020)CrossRefMATH
40.
go back to reference Walus, K., Dysart, T.J., Jullien, G.A., Budiman, R.A.: QCA designer: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 3(1), 26–31 (2004)CrossRef Walus, K., Dysart, T.J., Jullien, G.A., Budiman, R.A.: QCA designer: a rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotechnol. 3(1), 26–31 (2004)CrossRef
41.
go back to reference Sill Torres, F., Wille, R., Niemann, P., Drechsler, R.: An energy-aware model for the logic synthesis of quantum-dot cellular automata. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37, 3031–3041 (2018)CrossRefMATH Sill Torres, F., Wille, R., Niemann, P., Drechsler, R.: An energy-aware model for the logic synthesis of quantum-dot cellular automata. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37, 3031–3041 (2018)CrossRefMATH
Metadata
Title
Realization of energy efficient GF Xtime multiplier using quantum dot cellular automata (QCA) for AES-MixColumn
Authors
P. Rajasekar
H. Mangalam
K. H. Shakthi Murugan
K. Kalaiselvi
Publication date
01-02-2025
Publisher
Springer US
Published in
Journal of Computational Electronics / Issue 1/2025
Print ISSN: 1569-8025
Electronic ISSN: 1572-8137
DOI
https://doi.org/10.1007/s10825-024-02248-4