Skip to main content
Top
Published in: Formal Methods in System Design 1/2017

27-07-2017

Robust online monitoring of signal temporal logic

Authors: Jyotirmoy V. Deshmukh, Alexandre Donzé, Shromona Ghosh, Xiaoqing Jin, Garvit Juniwal, Sanjit A. Seshia

Published in: Formal Methods in System Design | Issue 1/2017

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Signal temporal logic (STL) is a formalism used to rigorously specify requirements of cyberphysical systems (CPS), i.e., systems mixing digital or discrete components in interaction with a continuous environment or analog components. STL is naturally equipped with a quantitative semantics which can be used for various purposes: from assessing the robustness of a specification to guiding searches over the input and parameter space with the goal of falsifying the given property over system behaviors. Algorithms have been proposed and implemented for offline computation of such quantitative semantics, but only few methods exist for an online setting, where one would want to monitor the satisfaction of a formula during simulation. In this paper, we formalize a semantics for robust online monitoring of partial traces, i.e., traces for which there might not be enough data to decide the Boolean satisfaction (and to compute its quantitative counterpart). We propose an efficient algorithm to compute it and demonstrate its usage on two large scale real-world case studies coming from the automotive domain and from CPS education in a Massively Open Online Course setting. We show that savings in computationally expensive simulations far outweigh any overheads incurred by an online approach.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Footnotes
1
We remark that \(\varphi \) is equivalent to \(\Box _{[0,a]} \left( (y> 0) \implies \Diamond _{[b,c]}(x>0)\right) \), which is a common formula used to express a timed causal relation between two signals.
 
Literature
1.
go back to reference Annpureddy Y, Liu C, Fainekos G, Sankaranarayanan S (2011) S-TaLiRo: a tool for temporal logic falsification for hybrid systems. In: TACAS. pp 254–257 Annpureddy Y, Liu C, Fainekos G, Sankaranarayanan S (2011) S-TaLiRo: a tool for temporal logic falsification for hybrid systems. In: TACAS. pp 254–257
2.
go back to reference Bartocci E, Bortolussi L, Sanguinetti G (2014) Data-driven statistical learning of temporal logic properties. In: Formal modeling and analysis of timed systems. Springer International Publishing, pp 23–37 Bartocci E, Bortolussi L, Sanguinetti G (2014) Data-driven statistical learning of temporal logic properties. In: Formal modeling and analysis of timed systems. Springer International Publishing, pp 23–37
3.
go back to reference Dokhanchi A, Hoxha B, Fainekos G (2014) On-line monitoring for temporal logic robustness. In: RV. pp 231–246 Dokhanchi A, Hoxha B, Fainekos G (2014) On-line monitoring for temporal logic robustness. In: RV. pp 231–246
4.
go back to reference Donzé A (2010) Breach, a toolbox for verification and parameter synthesis of hybrid systems. In: CAV. pp 167–170 Donzé A (2010) Breach, a toolbox for verification and parameter synthesis of hybrid systems. In: CAV. pp 167–170
5.
go back to reference Donzé A, Ferrère T, Maler O (2013) Efficient robust monitoring for STL. In: CAV. pp 264–279 Donzé A, Ferrère T, Maler O (2013) Efficient robust monitoring for STL. In: CAV. pp 264–279
7.
go back to reference Donzé A, Maler O (2010) Robust satisfaction of temporal logic over real-valued signals. In: Formal modeling and analysis of timed systems. pp 92–106 Donzé A, Maler O (2010) Robust satisfaction of temporal logic over real-valued signals. In: Formal modeling and analysis of timed systems. pp 92–106
8.
go back to reference Eisner C, Fisman D, Havlicek J, Lustig Y, McIsaac A, Campenhout DV (2003) Reasoning with temporal logic on truncated paths. In: CAV. pp 27–39 Eisner C, Fisman D, Havlicek J, Lustig Y, McIsaac A, Campenhout DV (2003) Reasoning with temporal logic on truncated paths. In: CAV. pp 27–39
9.
go back to reference Fainekos G, Sankaranarayanan S, Ueda K, Yazarel H (2012) Verification of automotive control applications using s-taliro. In: Proceedings of the American Control Conference Fainekos G, Sankaranarayanan S, Ueda K, Yazarel H (2012) Verification of automotive control applications using s-taliro. In: Proceedings of the American Control Conference
10.
go back to reference Fainekos GE, Pappas GJ (2009) Robustness of temporal logic specifications for continuous-time signals. Theor. Comput. Sci. 410(42):4262–4291MathSciNetCrossRefMATH Fainekos GE, Pappas GJ (2009) Robustness of temporal logic specifications for continuous-time signals. Theor. Comput. Sci. 410(42):4262–4291MathSciNetCrossRefMATH
11.
go back to reference Ho H-M, Ouaknine J, Worrell J (2014) Online monitoring of metric temporal logic. In: Runtime verification Ho H-M, Ouaknine J, Worrell J (2014) Online monitoring of metric temporal logic. In: Runtime verification
12.
go back to reference Hoxha B, Abbas H, Fainekos G (2014) Benchmarks for temporal logic requirements for automotive systems. In: Proceedings of applied verification for continuous and hybrid systems Hoxha B, Abbas H, Fainekos G (2014) Benchmarks for temporal logic requirements for automotive systems. In: Proceedings of applied verification for continuous and hybrid systems
13.
go back to reference Jaksic S, Bartocci E, Grosu R, Kloibhofer R, Nguyen T, Nickovic D (2015) From signal temporal logic to FPGA monitors. In: 13. ACM/IEEE international conference on formal methods and models for codesign, MEMOCODE 2015, Austin, 21–23 Sept 2015. IEEE, pp 218–227 Jaksic S, Bartocci E, Grosu R, Kloibhofer R, Nguyen T, Nickovic D (2015) From signal temporal logic to FPGA monitors. In: 13. ACM/IEEE international conference on formal methods and models for codesign, MEMOCODE 2015, Austin, 21–23 Sept 2015. IEEE, pp 218–227
14.
go back to reference Jin X, Deshmukh JV, Kapinski J, Ueda K, Butts K (2014) Powertrain control verification benchmark. In: Proceedings of hybrid systems: computation and control. pp 253–262 Jin X, Deshmukh JV, Kapinski J, Ueda K, Butts K (2014) Powertrain control verification benchmark. In: Proceedings of hybrid systems: computation and control. pp 253–262
15.
go back to reference Jin X, Donzé A, Deshmukh JV, Seshia SA (2013) Mining requirements from closed-loop control models. In: Proceedings of HSCC. pp 43–52 Jin X, Donzé A, Deshmukh JV, Seshia SA (2013) Mining requirements from closed-loop control models. In: Proceedings of HSCC. pp 43–52
16.
go back to reference Juniwal G, Donzé A, Jensen JC, Seshia SA (2014) CPSGrader: synthesizing temporal logic testers for auto-grading an embedded systems laboratory. In: EMSOFT Juniwal G, Donzé A, Jensen JC, Seshia SA (2014) CPSGrader: synthesizing temporal logic testers for auto-grading an embedded systems laboratory. In: EMSOFT
17.
go back to reference Kong Z, Jones A, Medina Ayala A, Aydin Gol E, Belta C (2014) Temporal logic inference for classification and prediction from data. In: Proceedings of the 17th international conference on hybrid systems: computation and control. ACM, pp 273–282 Kong Z, Jones A, Medina Ayala A, Aydin Gol E, Belta C (2014) Temporal logic inference for classification and prediction from data. In: Proceedings of the 17th international conference on hybrid systems: computation and control. ACM, pp 273–282
18.
19.
go back to reference Maler O, Nickovic D (2004) Monitoring temporal properties of continuous signals. In: FORMATS/FTRTFT. pp 152–166 Maler O, Nickovic D (2004) Monitoring temporal properties of continuous signals. In: FORMATS/FTRTFT. pp 152–166
20.
go back to reference MATLAB/Simulink (2015) Version R2015a. The MathWorks Inc., Natick MATLAB/Simulink (2015) Version R2015a. The MathWorks Inc., Natick
21.
go back to reference Nickovic D, Maler O (2007) AMT: A property-based monitoring tool for analog systems. Form Model Anal Timed Syst 4763:304–319CrossRef Nickovic D, Maler O (2007) AMT: A property-based monitoring tool for analog systems. Form Model Anal Timed Syst 4763:304–319CrossRef
22.
go back to reference Rodionova A, Bartocci E, Nickovic D, Grosu R (2016) Temporal logic as filtering. In: Abate A, Fainekos GE (eds) Proceedings of the 19th international conference on hybrid systems: computation and control, HSCC 2016, Vienna, 12–14 Apr 2016. ACM, pp 11–20 Rodionova A, Bartocci E, Nickovic D, Grosu R (2016) Temporal logic as filtering. In: Abate A, Fainekos GE (eds) Proceedings of the 19th international conference on hybrid systems: computation and control, HSCC 2016, Vienna, 12–14 Apr 2016. ACM, pp 11–20
Metadata
Title
Robust online monitoring of signal temporal logic
Authors
Jyotirmoy V. Deshmukh
Alexandre Donzé
Shromona Ghosh
Xiaoqing Jin
Garvit Juniwal
Sanjit A. Seshia
Publication date
27-07-2017
Publisher
Springer US
Published in
Formal Methods in System Design / Issue 1/2017
Print ISSN: 0925-9856
Electronic ISSN: 1572-8102
DOI
https://doi.org/10.1007/s10703-017-0286-7

Other articles of this Issue 1/2017

Formal Methods in System Design 1/2017 Go to the issue

Premium Partner