Skip to main content
Top

2018 | OriginalPaper | Chapter

6. SONOS 1Tr eFlash Memory

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

In this chapter, a brief history of SONOS flash technology is introduced followed by the details of one-transistor SONOS (1Tr-SONOS) technology. Memory-cell structure, basic cell-operation principles and fabrication process are described. Then basic array architecture and read/program/erase operations are explained with corresponding peripheral circuits. A disturb mode in program and erase operations is also discussed. Finally, advanced circuit techniques to expand application range, especially for automotive use with high reliability and low energy consumption are described.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference W.M. Chen, C. Swift, D. Roberts, K. Forbes, J. Higman, B. Maiti, W. Paulson, K.T. Chang, A novel flash memory device with split gate source side injection and ONO charge storage stack (SPIN). in Symposium on VLSI Technology, pp. 63–64 (1997) W.M. Chen, C. Swift, D. Roberts, K. Forbes, J. Higman, B. Maiti, W. Paulson, K.T. Chang, A novel flash memory device with split gate source side injection and ONO charge storage stack (SPIN). in Symposium on VLSI Technology, pp. 63–64 (1997)
2.
go back to reference F. Ito, Y. Kawashima, T. Sakai, Y. Kanamaru, Y. Ishii, M. Mizuno, T. Hashimoto, T. Ishimaru, T. Mine, N. Matsuzaki, H. Kume, T. Tanaka, Y. Shinagawa, T. Toya, K. Okuyama, K. Kuroda, K. Kubota, A novel MNOS technology using gate hole injection in erase operation for embedded nonvolatile memory applications. in Symposium on VLSI Technology, pp. 80–81 (2004) F. Ito, Y. Kawashima, T. Sakai, Y. Kanamaru, Y. Ishii, M. Mizuno, T. Hashimoto, T. Ishimaru, T. Mine, N. Matsuzaki, H. Kume, T. Tanaka, Y. Shinagawa, T. Toya, K. Okuyama, K. Kuroda, K. Kubota, A novel MNOS technology using gate hole injection in erase operation for embedded nonvolatile memory applications. in Symposium on VLSI Technology, pp. 80–81 (2004)
3.
go back to reference T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, 40 nm embedded SG-MONOS flash macros for automotive with 160 MHz random access for code and endurance over 10 M cycles for data. in ISSCC Digest of Technical Papers, pp. 212–214 (2013) T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, 40 nm embedded SG-MONOS flash macros for automotive with 160 MHz random access for code and endurance over 10 M cycles for data. in ISSCC Digest of Technical Papers, pp. 212–214 (2013)
4.
go back to reference T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, 40-nm embedded split-gate MONOS (SG-MONOS) flash macros for automotive with 160-MHz random access for code and endurance over 10 M cycles for data at the junction temperature of 170 °C. IEEE J. Solid-State Circuits 49(1), 154–166 (2014)CrossRef T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, 40-nm embedded split-gate MONOS (SG-MONOS) flash macros for automotive with 160-MHz random access for code and endurance over 10 M cycles for data at the junction temperature of 170 °C. IEEE J. Solid-State Circuits 49(1), 154–166 (2014)CrossRef
5.
go back to reference B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, D. Finzi, Can NROM, a 2-bit, trapping storage NVN cell, give a real challenge to floating date cells. in International Conference on Solid State Devices and Materials, pp. 522–524 (1999) B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, D. Finzi, Can NROM, a 2-bit, trapping storage NVN cell, give a real challenge to floating date cells. in International Conference on Solid State Devices and Materials, pp. 522–524 (1999)
6.
go back to reference H.M. Lee, S.T. Woo, H.M. Chen, R. Shen, C.D. Wang, L.C. Hsia, C.C.-H. Hsu, NeoFlash®—true logic single poly flash memory technology. in IEEE Non-Volatile Semiconductor Memory Workshop, pp. 15–16 (2006) H.M. Lee, S.T. Woo, H.M. Chen, R. Shen, C.D. Wang, L.C. Hsia, C.C.-H. Hsu, NeoFlash®—true logic single poly flash memory technology. in IEEE Non-Volatile Semiconductor Memory Workshop, pp. 15–16 (2006)
7.
go back to reference K. Ramkumar, I. Kouznetsov, V. Prabhakar, K. Shakeri, X. Yu, Y. Yang, L. Hinh, S. Lee, S. Samanta, H.M. Shih, S. Geha, P.C. Shih, C.C. Huang, H.C. Lee, S.H. Wu, J.H. Gau, Y.K. Sheu, A scalable, low voltage, low cost SONOS memory technology for embedded NVM applications. in IMW, pp. 119–202 (2013) K. Ramkumar, I. Kouznetsov, V. Prabhakar, K. Shakeri, X. Yu, Y. Yang, L. Hinh, S. Lee, S. Samanta, H.M. Shih, S. Geha, P.C. Shih, C.C. Huang, H.C. Lee, S.H. Wu, J.H. Gau, Y.K. Sheu, A scalable, low voltage, low cost SONOS memory technology for embedded NVM applications. in IMW, pp. 119–202 (2013)
8.
go back to reference C.W. Oh, S.D. Suk, Y.K. Lee, S.K. Sung, J.-D. Choe, S.-Y. Lee, D.U. Choi, K.H. Yeo, M.S. Kim, S.-M. Kim, M. Li, S.H. Kim, E.-J. Yoon, D.-W. Kim, D. Park, K. Kim, B.-I. Ryu, Damascene gate FinFET SONOS memory implemented on bulk silicon wafer. in IEEE International Electron Devices Meeting, pp. 893–896 (2004) C.W. Oh, S.D. Suk, Y.K. Lee, S.K. Sung, J.-D. Choe, S.-Y. Lee, D.U. Choi, K.H. Yeo, M.S. Kim, S.-M. Kim, M. Li, S.H. Kim, E.-J. Yoon, D.-W. Kim, D. Park, K. Kim, B.-I. Ryu, Damascene gate FinFET SONOS memory implemented on bulk silicon wafer. in IEEE International Electron Devices Meeting, pp. 893–896 (2004)
9.
go back to reference Y. Hayashi, S. Ogura, T. Saito, T. Ogura, Twin MONOS cell with dual control gates. in Symposium on VLSI Technology, pp. 122–123 (2000) Y. Hayashi, S. Ogura, T. Saito, T. Ogura, Twin MONOS cell with dual control gates. in Symposium on VLSI Technology, pp. 122–123 (2000)
10.
go back to reference H. Mitani, K. Matsubara, H. Yoshida, T. Hashimoto, H. Yamakoshi, S. Abe, T. Kono, Y. Taito, T. Ito, T. Kurafuji, K. Noguchi, H. Hidaka, T. Yamauchi, A 90 nm embedded 1T-MONOS flash macro for automotive applications with 0.07 mJ/8 kB rewrite energy and endurance over 100 M cycles under T j of 175 °C. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 140–141 (2016) H. Mitani, K. Matsubara, H. Yoshida, T. Hashimoto, H. Yamakoshi, S. Abe, T. Kono, Y. Taito, T. Ito, T. Kurafuji, K. Noguchi, H. Hidaka, T. Yamauchi, A 90 nm embedded 1T-MONOS flash macro for automotive applications with 0.07 mJ/8 kB rewrite energy and endurance over 100 M cycles under T j of 175 °C. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 140–141 (2016)
11.
go back to reference Y. Taito, M. Nakano, H. Okimoto, D. Okada, T. Ito, T. Kono, K. Noguchi, H. Hidaka, T. Yamauchi, A 28 nm embedded SG-MONOS flash macro for automotive achieving 200 MHz read operation and 2.0 MB/s write throughput at T j of 170 °C. in ISSCC Digest of Technical Papers, pp. 132–133 (2015) Y. Taito, M. Nakano, H. Okimoto, D. Okada, T. Ito, T. Kono, K. Noguchi, H. Hidaka, T. Yamauchi, A 28 nm embedded SG-MONOS flash macro for automotive achieving 200 MHz read operation and 2.0 MB/s write throughput at T j of 170 °C. in ISSCC Digest of Technical Papers, pp. 132–133 (2015)
12.
go back to reference Y. Taito, T. Kono, M. Nakano, T. Saito, T. Ito, K. Noguchi, H. Hidaka, T. Yamauchi, A 28 nm embedded split-gate MONOS (SG-MONOS) flash macro for automotive achieving 6.4 GB/s read throughput by 200 MHz no-wait read operation and 2.0 MB/s write throughput at T j of 170 °C. IEEE J. Solid-State Circuits 51(1), 213–221 (2016)CrossRef Y. Taito, T. Kono, M. Nakano, T. Saito, T. Ito, K. Noguchi, H. Hidaka, T. Yamauchi, A 28 nm embedded split-gate MONOS (SG-MONOS) flash macro for automotive achieving 6.4 GB/s read throughput by 200 MHz no-wait read operation and 2.0 MB/s write throughput at T j of 170 °C. IEEE J. Solid-State Circuits 51(1), 213–221 (2016)CrossRef
13.
go back to reference T. Hagiwara, Y. Yatsuda, R. Kondo, S. Minami, T. Aoto, Y. Itoh, A 16 kbit electrically erasable PROM using n-Channel Si-Gate MNOS technology. IEEE J. Solid-State Circuits SC-15(3), 346–353 (1980) T. Hagiwara, Y. Yatsuda, R. Kondo, S. Minami, T. Aoto, Y. Itoh, A 16 kbit electrically erasable PROM using n-Channel Si-Gate MNOS technology. IEEE J. Solid-State Circuits SC-15(3), 346–353 (1980)
14.
go back to reference L.G. Heller, D.P. Spampinato, Y.L. Yao, High-sensitivity charge-transfer sense amplifier. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 112–113 (1975) L.G. Heller, D.P. Spampinato, Y.L. Yao, High-sensitivity charge-transfer sense amplifier. in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 112–113 (1975)
15.
go back to reference L.G. Heller, Cross-coupled charge-transfer sense amplifier, in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 20–21 (1979) L.G. Heller, Cross-coupled charge-transfer sense amplifier, in IEEE Solid-State Circuits Conference, Digest of Technical Papers, pp. 20–21 (1979)
16.
go back to reference M. Ueki, K. Takeuchi, T. Yamamoto, A. Tanabe, N. Ikarashi, M. Saitoh, T. Nagumo, H. Sunamura, M. Narihiro, K. Uejima, K. Masuzaki, N. Furutake, S. Saito, Y. Yabe, A. Mitsuiki, K. Takeda, T. Hase, Y. Hayashi, Low-power embedded ReRAM technology for IoT applications, in IEEE Symposium on VLSI Circuits, pp. 108–109 (2015) M. Ueki, K. Takeuchi, T. Yamamoto, A. Tanabe, N. Ikarashi, M. Saitoh, T. Nagumo, H. Sunamura, M. Narihiro, K. Uejima, K. Masuzaki, N. Furutake, S. Saito, Y. Yabe, A. Mitsuiki, K. Takeda, T. Hase, Y. Hayashi, Low-power embedded ReRAM technology for IoT applications, in IEEE Symposium on VLSI Circuits, pp. 108–109 (2015)
Metadata
Title
SONOS 1Tr eFlash Memory
Authors
Hidenori Mitani
Ken Matsubara
Copyright Year
2018
DOI
https://doi.org/10.1007/978-3-319-55306-1_6