Skip to main content
Top

2014 | OriginalPaper | Chapter

2. The AMBA SOC Platform

Authors : Roopak Sinha, Parthasarathi Roop, Samik Basu

Published in: Correct-by-Construction Approaches for SoC Design

Publisher: Springer New York

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

ARM is one of the most widely used processor in modern SoCs such as mobile phones. This chapter presents the internals of typical SoCs from an ARM perspective. This includes the internals of the AMBA family of buses and associated IPs. We provide an in-depth description of the buses and associated timing. We then elaborate on how to formally represent a bus transaction using the well known concept of finite state machines (FSMs).

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
[AZ10]
go back to reference P. Ateshian, D. Zulaica, ARM Synthesizable Design with Actel FPGAs: With Mixed-Signal SoC Applications (set 3), 1st edn. (McGraw-Hill Inc., New York, 2010) P. Ateshian, D. Zulaica, ARM Synthesizable Design with Actel FPGAs: With Mixed-Signal SoC Applications (set 3), 1st edn. (McGraw-Hill Inc., New York, 2010)
[BCE+03]
go back to reference A. Benveniste, P. Caspi, S.A. Edwards, N. Halbwachs, P. Le Guernic, R. de Simone, The synchronous languages 12 years later. Proc. IEEE 91(1), 64–83 (2003)CrossRef A. Benveniste, P. Caspi, S.A. Edwards, N. Halbwachs, P. Le Guernic, R. de Simone, The synchronous languages 12 years later. Proc. IEEE 91(1), 64–83 (2003)CrossRef
[HD02]
go back to reference R. Hofmann, B. Drerup, Next generation coreconnect processor local bus architecture. In 15th Annual IEEE International ASIC/SOC Conference, 2002 (IEEE, Rochester, 2002), pp. 221–225 R. Hofmann, B. Drerup, Next generation coreconnect processor local bus architecture. In 15th Annual IEEE International ASIC/SOC Conference, 2002 (IEEE, Rochester, 2002), pp. 221–225
[HLP+10]
go back to reference K. Huang, J. Lu, J. Pang, Y. Zheng, H. Li, D. Tong, X. Cheng, FPGA prototyping of an AMBA-based windows-compatible SoC. In Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (ACM, New York, 2010), pp. 13–22 K. Huang, J. Lu, J. Pang, Y. Zheng, H. Li, D. Tong, X. Cheng, FPGA prototyping of an AMBA-based windows-compatible SoC. In Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (ACM, New York, 2010), pp. 13–22
[IDT04]
go back to reference IDT, Idt peripheral bus. White Paper (IDT, Santa Clara, 2004) IDT, Idt peripheral bus. White Paper (IDT, Santa Clara, 2004)
[Pet99]
go back to reference W. Peterson, Design philosophy of the wishbone soc architecture. Silicore Corporation, 1999 W. Peterson, Design philosophy of the wishbone soc architecture. Silicore Corporation, 1999
[ITR96]
go back to reference Recommendation Z ITU-T, Z Recommendation. 120, Message Sequence Chart (MSC) (ITU-T, Geneva, 1996), p. 27 Recommendation Z ITU-T, Z Recommendation. 120, Message Sequence Chart (MSC) (ITU-T, Geneva, 1996), p. 27
[SV02]
go back to reference A. Sangiovanni-Vincentelli, Defining platform-based design. EEDesign of EETimes, 2002 A. Sangiovanni-Vincentelli, Defining platform-based design. EEDesign of EETimes, 2002
[Web00]
go back to reference W.-D. Weber, Enabling reuse via an IP core-centric communications protocol: Open core protocoltm. Proceedings of the IP, pp. 20–22, 2000 W.-D. Weber, Enabling reuse via an IP core-centric communications protocol: Open core protocoltm. Proceedings of the IP, pp. 20–22, 2000
[XZ03]
go back to reference N. Xu, Z. Zhou, Avalon bus and an example of SOPC system. Semicond. Technol. 28(2), 17–20 (2003) N. Xu, Z. Zhou, Avalon bus and an example of SOPC system. Semicond. Technol. 28(2), 17–20 (2003)
Metadata
Title
The AMBA SOC Platform
Authors
Roopak Sinha
Parthasarathi Roop
Samik Basu
Copyright Year
2014
Publisher
Springer New York
DOI
https://doi.org/10.1007/978-1-4614-7864-5_2