Skip to main content

2019 | OriginalPaper | Buchkapitel

6. Evaluation of the Prototype

verfasst von : Mauro Santos, Jorge Guilherme, Nuno Horta

Erschienen in: Logarithmic Voltage-to-Time Converter for Analog-to-Digital Signal Conversion

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This Chapter details the custom hardware test platform and test software that was developed to evaluate the demonstrator prototype. Experimental results will be presented and compared with the simulation results obtained previously. The experimental results will also be compared with other converters presented in the literature, both logarithmic converters and linear converter.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat S.-F. Chen, Y.-J. Juang, S.-Y. Huang, and Y.-C. King, Logarithmic CMOS image sensor through multi-resolution analog-to-digital conversion, in International Symposium on VLSI Technology, Systems and Applications, 2003, pp. 227–230 S.-F. Chen, Y.-J. Juang, S.-Y. Huang, and Y.-C. King, Logarithmic CMOS image sensor through multi-resolution analog-to-digital conversion, in International Symposium on VLSI Technology, Systems and Applications, 2003, pp. 227–230
2.
Zurück zum Zitat J. Mahattanakul, Logarithmic data converter suitable for hearing aid applications. Electronic Letters 41(7), 394–396 (2005)CrossRef J. Mahattanakul, Logarithmic data converter suitable for hearing aid applications. Electronic Letters 41(7), 394–396 (2005)CrossRef
3.
Zurück zum Zitat J. Lee et al., A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC. IEEE J. Solid-State Circ. 44(10), 2755–2765 (2009)CrossRef J. Lee et al., A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC. IEEE J. Solid-State Circ. 44(10), 2755–2765 (2009)CrossRef
4.
Zurück zum Zitat J. Guo and S. Sonkusale, Current-mode readout cicuits with pixel-level logarithmic ADC for IR FPA applications, in 51st Midwest Symposium on Circuits and Systems, Knoxville, TN, 2008, pp. 394–397 J. Guo and S. Sonkusale, Current-mode readout cicuits with pixel-level logarithmic ADC for IR FPA applications, in 51st Midwest Symposium on Circuits and Systems, Knoxville, TN, 2008, pp. 394–397
5.
Zurück zum Zitat S. Sirimasakul, A. Thanachayanont, and W. Jeamsaksiri, Low-power current-mode logarithmic pipeline analog-to-digital converter for ISFET based pH sensor, in 9th International Symposium on Communications and Information Technology, Icheon, 2009, pp. 1340–1343 S. Sirimasakul, A. Thanachayanont, and W. Jeamsaksiri, Low-power current-mode logarithmic pipeline analog-to-digital converter for ISFET based pH sensor, in 9th International Symposium on Communications and Information Technology, Icheon, 2009, pp. 1340–1343
6.
Zurück zum Zitat J. Guo, S. Sonkusale, An area-efficient and low-power logarithmic A/D converter for current-mode sensor array. IEEE Sens. J. 9(12), 2042–2043 (2009)CrossRef J. Guo, S. Sonkusale, An area-efficient and low-power logarithmic A/D converter for current-mode sensor array. IEEE Sens. J. 9(12), 2042–2043 (2009)CrossRef
7.
Zurück zum Zitat D. Kim, M. Song, An enhanced dynamic-range CMOS image sensor using a digital logarithmic single-slope ADC. IEEE Trans. Circuits Syst. II Express Briefs 50(10), 653–657 (2012)CrossRef D. Kim, M. Song, An enhanced dynamic-range CMOS image sensor using a digital logarithmic single-slope ADC. IEEE Trans. Circuits Syst. II Express Briefs 50(10), 653–657 (2012)CrossRef
8.
Zurück zum Zitat X. Zhu, Y. Chen, S. Tsukamoto, and T. Kuroda, A 9-bit 100MS/s tri-level charge redistribution SAR ADC with asymmetric CDAC array, in Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, Hsinchu, 2012, pp. 1–4 X. Zhu, Y. Chen, S. Tsukamoto, and T. Kuroda, A 9-bit 100MS/s tri-level charge redistribution SAR ADC with asymmetric CDAC array, in Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, Hsinchu, 2012, pp. 1–4
9.
Zurück zum Zitat R. Rajendran and P. V. Ramakrishna, A Design of 6-bit 125-MS/s SAR ADC in 0.13-µm MM/RF CMOS Process, in 2012 International Symposium on Electronic System Design (ISED), Kolkata, 2012, pp. 23–27 R. Rajendran and P. V. Ramakrishna, A Design of 6-bit 125-MS/s SAR ADC in 0.13-µm MM/RF CMOS Process, in 2012 International Symposium on Electronic System Design (ISED), Kolkata, 2012, pp. 23–27
10.
Zurück zum Zitat Y. Tao, Y. Lian, A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording. IEEE Trans. Circuits Syst. I Regul. Pap. 62(2), 366–375 (2015)CrossRef Y. Tao, Y. Lian, A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording. IEEE Trans. Circuits Syst. I Regul. Pap. 62(2), 366–375 (2015)CrossRef
11.
Zurück zum Zitat R. Długosz and G. Fischer, Low chip area, low power dissipation, programmable, current mode, 10-bits, SAR ADC implemented in the CMOS 130 nm technology, in 2015 22nd International Conference Mixed Design of Integrated Circuits &Systems (MIXDES), Torun, 2015, pp. 348–353 R. Długosz and G. Fischer, Low chip area, low power dissipation, programmable, current mode, 10-bits, SAR ADC implemented in the CMOS 130 nm technology, in 2015 22nd International Conference Mixed Design of Integrated Circuits &Systems (MIXDES), Torun, 2015, pp. 348–353
12.
Zurück zum Zitat T. Rabuske and J. Fernandes, A 9-b 0.4-V charge-mode SAR ADC with 1.6-V input swing and a MOSCAP-only DAC, in ESSCIRC Conference 2015—41st European Solid-State Circuits Conference (ESSCIRC), Graz, 2015, pp. 311–314 T. Rabuske and J. Fernandes, A 9-b 0.4-V charge-mode SAR ADC with 1.6-V input swing and a MOSCAP-only DAC, in ESSCIRC Conference 2015—41st European Solid-State Circuits Conference (ESSCIRC), Graz, 2015, pp. 311–314
13.
Zurück zum Zitat C. Chen and B. Wang, An ultra low power 10-bit 1KS SAR-ADC for ECG signal recording applications, in 2016 China Semiconductor Technology International Conference (CSTIC), Shanghai, 2016, pp. 1–4 C. Chen and B. Wang, An ultra low power 10-bit 1KS SAR-ADC for ECG signal recording applications, in 2016 China Semiconductor Technology International Conference (CSTIC), Shanghai, 2016, pp. 1–4
14.
Zurück zum Zitat J. Lee et al., A 2.5 mW 80 dB DR 36 dB SNDR 22MS/s Logarithmic Pipeline ADC, in IEEE Symposium on VLSI Circuits, Kyoto, 2007, pp. 194–195 J. Lee et al., A 2.5 mW 80 dB DR 36 dB SNDR 22MS/s Logarithmic Pipeline ADC, in IEEE Symposium on VLSI Circuits, Kyoto, 2007, pp. 194–195
15.
Zurück zum Zitat L. Hernandez and A.S. Paton, A continuous-time noise-shaping modulator for logarithmic A/D conversion, in IEEE International Symposium on Circuits and Systems, Orlando, FL, 1999, pp. 364–367 L. Hernandez and A.S. Paton, A continuous-time noise-shaping modulator for logarithmic A/D conversion, in IEEE International Symposium on Circuits and Systems, Orlando, FL, 1999, pp. 364–367
16.
Zurück zum Zitat S. Kumar and S. Chatterjee, A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time ΔΣ Modulator for Audio Applications, in International Conference on VLSI Design, Hyderabad, 2012, pp. 51–56 S. Kumar and S. Chatterjee, A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time ΔΣ Modulator for Audio Applications, in International Conference on VLSI Design, Hyderabad, 2012, pp. 51–56
17.
Zurück zum Zitat L. Hernandez and A.S. Paton, Noise shaping modulator with logarithmic response. Electron. Lett. 35, 12, 955–956 (1999) L. Hernandez and A.S. Paton, Noise shaping modulator with logarithmic response. Electron. Lett. 35, 12, 955–956 (1999)
18.
Zurück zum Zitat J. Guilherme, J. Vital, and J.E. Franca, New logarithmic two-step flash A/D converter with digital error correction for MOS technology, in 38th Midwest Symposium on Circuits and Systems, Rio de Janeiro, 1995, pp. 881–884 J. Guilherme, J. Vital, and J.E. Franca, New logarithmic two-step flash A/D converter with digital error correction for MOS technology, in 38th Midwest Symposium on Circuits and Systems, Rio de Janeiro, 1995, pp. 881–884
19.
Zurück zum Zitat F. Chen and C.S. Chen, A 20 b dynamic-range floating-point data acquisition system. IEEE Trans. Indus. Electron. 38, 1, 10–14 (1991) F. Chen and C.S. Chen, A 20 b dynamic-range floating-point data acquisition system. IEEE Trans. Indus. Electron. 38, 1, 10–14 (1991)
20.
Zurück zum Zitat T. Nguyen, S. Zupancic, and D.Y.C. Lie, Engineering Challenges in Cochlear Implants Design and Practice. IEEE Circ. Syst. Mag. 12, 4, 47–55, (2012). (Fourthquarter) T. Nguyen, S. Zupancic, and D.Y.C. Lie, Engineering Challenges in Cochlear Implants Design and Practice. IEEE Circ. Syst. Mag. 12, 4, 47–55, (2012). (Fourthquarter)
21.
Zurück zum Zitat M. Sadaghdar, K. Iniewski, M. Syrzycki, 11-bit floating-point pipelined analog to digital converter in 0.18 μm CMOS, in Canadian Conference on Electrical and Computer Engineering, 2004, pp. 1503–1506 M. Sadaghdar, K. Iniewski, M. Syrzycki, 11-bit floating-point pipelined analog to digital converter in 0.18 μm CMOS, in Canadian Conference on Electrical and Computer Engineering, 2004, pp. 1503–1506
22.
Zurück zum Zitat D.U. Thompson, B.A. Wooley, A 15-b pipelined CMOS floating-point A/D converter. IEEE J. Solid-State Circuits 36(2), 299–303 (2001)CrossRef D.U. Thompson, B.A. Wooley, A 15-b pipelined CMOS floating-point A/D converter. IEEE J. Solid-State Circuits 36(2), 299–303 (2001)CrossRef
23.
Zurück zum Zitat V.Z. Groza, High-resolution floating-point ADC. IEEE Trans. Instrum. Meas. 50(6), 1822–1829 (2001)CrossRef V.Z. Groza, High-resolution floating-point ADC. IEEE Trans. Instrum. Meas. 50(6), 1822–1829 (2001)CrossRef
24.
Zurück zum Zitat Y.-S. Shu, M.-J. Kyung, W.-M. Lee, B.-S. Song, and B. Pain, A 10 ∼ 15b 60MS/s floating-point ADC with digital gain and offset calibration, in IEEE Custom Integrated Circuits Conference, San Jose, CA, 2008, pp. 157–160 Y.-S. Shu, M.-J. Kyung, W.-M. Lee, B.-S. Song, and B. Pain, A 10 ∼ 15b 60MS/s floating-point ADC with digital gain and offset calibration, in IEEE Custom Integrated Circuits Conference, San Jose, CA, 2008, pp. 157–160
25.
Zurück zum Zitat J. Piper and J. Yuan, Design considerations of a floating-point ADC with embedded S/H, in IEEE International Symposium on Circuits and Systems, 2005, pp. 6166–6169 J. Piper and J. Yuan, Design considerations of a floating-point ADC with embedded S/H, in IEEE International Symposium on Circuits and Systems, 2005, pp. 6166–6169
26.
Zurück zum Zitat J.M.D. Pereira, O. Postolache, and P.S. Girao, “PWM-A/D conversion: a flexible and low-cost solution for transducer linearization, in Proceedings of the First ISA/IEEE Conference Sensors for Industry, Rosemont, IL, 2001, pp. 258–263 J.M.D. Pereira, O. Postolache, and P.S. Girao, “PWM-A/D conversion: a flexible and low-cost solution for transducer linearization, in Proceedings of the First ISA/IEEE Conference Sensors for Industry, Rosemont, IL, 2001, pp. 258–263
27.
Zurück zum Zitat B. Lienert, J. Porter, N. Ahlquist, D. Harris, and S. Sharma, A 50 MHz logarithmic amplifier for use in lidar measurements, in IEEE International Geoscience and Remote Sensing Symposium, Sydney, NSW, 2001, pp. 2914–2915. B. Lienert, J. Porter, N. Ahlquist, D. Harris, and S. Sharma, A 50 MHz logarithmic amplifier for use in lidar measurements, in IEEE International Geoscience and Remote Sensing Symposium, Sydney, NSW, 2001, pp. 2914–2915.
28.
Zurück zum Zitat J. Guilherme, Architectures for High Dynamic Range CMOS Pipeline Analogue-to-Digital Signal Conversion, Ph.D. dissertation, Universidade Técnica de Lisboa, Instituto Superior Técnico, Lisbon, Portugal, 2003 J. Guilherme, Architectures for High Dynamic Range CMOS Pipeline Analogue-to-Digital Signal Conversion, Ph.D. dissertation, Universidade Técnica de Lisboa, Instituto Superior Técnico, Lisbon, Portugal, 2003
Metadaten
Titel
Evaluation of the Prototype
verfasst von
Mauro Santos
Jorge Guilherme
Nuno Horta
Copyright-Jahr
2019
DOI
https://doi.org/10.1007/978-3-030-15978-8_6

Neuer Inhalt