Anzeige
Erschienen in:
2012 | OriginalPaper | Buchkapitel
FPGA Design and Implementation of Low Power Consumption LDPC Encoder Based on DVB-S2
verfasst von : Xingyu Zou, Hui Qian, Shuying Cheng
Erschienen in: Advances in Computer, Communication, Control and Automation
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
According to DVB-S2 standard for LDPC (Low Density Parity Check) codes, a novel LDPC codes encoder circuit structure is designed. The design has been implemented on the FPGA (Filed Programmable Gate Array). Simulations results show that, due to the random nature of the input data, this structure significantly reduces the power consumption of the calculation circuit. Meanwhile, during the entire coding process, the data is processed parallelly and distributed storage so that we can not only enhance the information processing rate but also save storage space in FPGA.