Anzeige
Erschienen in:
2015 | OriginalPaper | Buchkapitel
FPGA Implementation of FastICA Algorithm for On-line EEG Signal Separation
verfasst von : Dongsheng Zhao, Jiang Jiang, Chang Wang, Baoliang Lu, Yongxin Zhu
Erschienen in: Computer Engineering and Technology
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Fast independent component analysis (FastICA) is an efficient and popular algorithm to solve blind source separation (BSS) problems. FastICA is widely used to identify artifact and interference from their mixtures such as electroencephalogram (EEG), magnetoencephalography (MEG), and electrocar-diogram (ECG). In this paper, we propose a Scalable Macro-pipelined FastICA Architecture (SMFA) which aims to exploit architectural scalability and temporal parallelism. The SMFA has strong data processing ability for on-line EEG signals and is capable of coping with different types of input data. The FastICA algorithm based on the proposed SMFA is implemented on a field programmable gate array (FPGA). It’s a key module of an ongoing project which aims to evaluate human’s fatigue degree on-line from EEG. Experimental results demonstrate the effectiveness of the presented FastICA architecture as expected.