Skip to main content

2020 | OriginalPaper | Buchkapitel

Hardware Design of 8 × 8 and 16 × 16 2D Discrete Cosine Transform with N/2 Equations for Image Compression

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The discrete cosine transform (DCT) has remarkable significance in the area of image and video compression due to its energy compaction property. This paper propose a distinct architecture for 8 × 8 and 16 × 16 2D-DCT for compression of images. A method is proposed to reduce the number of equations with the help of high energy compaction property of DCT. In the conventional N point, 1D-DCT requires N number of equations for the transformation, by using high energy compaction property, only N/2 equations are required to perform the task. Proposed architecture reduces the arithmetic complexity. Further, it exhibits low power consumption with less area requirement. The proposed 2D-DCT is synthesized in XC3S700AN and XC6VLX75T devices, and the simulation results are compared with conventional 2D-DCT. The quality of the reconstructed image is evaluated by peak signal to noise ratio (PSNR). The obtained result shows the 75% reduction in the number of pixels required to store the image.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Potluri, U.S., Madanayake, A., Cintra, R.J., Bayer, F.M., Kulasekera, S., Edirisuriya, A.: Improved 8-point approximate DCT for image and video compression requiring only 14 additions. IEEE Trans. Circuits Syst. I Regul. Pap. 61(6), 1727–1740 (2014)CrossRef Potluri, U.S., Madanayake, A., Cintra, R.J., Bayer, F.M., Kulasekera, S., Edirisuriya, A.: Improved 8-point approximate DCT for image and video compression requiring only 14 additions. IEEE Trans. Circuits Syst. I Regul. Pap. 61(6), 1727–1740 (2014)CrossRef
2.
Zurück zum Zitat Jridi, M., Alfalou, A., Meher, P.K.: A generalized algorithm and reconfigurable architecture for efficient and scalable orthogonal approximation of DCT. IEEE Trans. Circuits Syst. I Regul. Pap. 62(2), 449–457 (2015)CrossRef Jridi, M., Alfalou, A., Meher, P.K.: A generalized algorithm and reconfigurable architecture for efficient and scalable orthogonal approximation of DCT. IEEE Trans. Circuits Syst. I Regul. Pap. 62(2), 449–457 (2015)CrossRef
3.
Zurück zum Zitat Brahimi, N., Bouguezel, S.: An efficient fast integer DCT transform for images compression with 16 additions only. In: International Workshop on Systems, Signal Processing and their Applications, WOSSPA, pp. 71–74. IEEE (2011) Brahimi, N., Bouguezel, S.: An efficient fast integer DCT transform for images compression with 16 additions only. In: International Workshop on Systems, Signal Processing and their Applications, WOSSPA, pp. 71–74. IEEE (2011)
4.
Zurück zum Zitat An, S., Wang, C.: Recursive algorithm, architectures and FPGA implementation of the two-dimensional discrete cosine transform. IET Image Process. 2(6), 286–294 (2008)MathSciNetCrossRef An, S., Wang, C.: Recursive algorithm, architectures and FPGA implementation of the two-dimensional discrete cosine transform. IET Image Process. 2(6), 286–294 (2008)MathSciNetCrossRef
5.
Zurück zum Zitat Sateesh, S.V.V., Sakthivel, R., Nirosha, K., Kittur, H.M.: An optimized architecture to perform image compression and encryption simultaneously using modified DCT algorithm. In: 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies, pp. 442–447. IEEE (2011) Sateesh, S.V.V., Sakthivel, R., Nirosha, K., Kittur, H.M.: An optimized architecture to perform image compression and encryption simultaneously using modified DCT algorithm. In: 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies, pp. 442–447. IEEE (2011)
6.
Zurück zum Zitat Madanayake, A., Cintra, R.J., Onen, D., Dimitrov, V.S., Rajapaksha, N., Bruton, L.T., Edirisuriya, A.: A row-parallel 8 × 8 2-D DCT architecture using algebraic integer-based exact computation. IEEE Trans. Circuits Syst. Video Technol. 22(6), 915–929 (2012)CrossRef Madanayake, A., Cintra, R.J., Onen, D., Dimitrov, V.S., Rajapaksha, N., Bruton, L.T., Edirisuriya, A.: A row-parallel 8 × 8 2-D DCT architecture using algebraic integer-based exact computation. IEEE Trans. Circuits Syst. Video Technol. 22(6), 915–929 (2012)CrossRef
7.
Zurück zum Zitat Masera, M., Martina, M., Masera, G.: Adaptive approximated DCT architectures for HEVC. IEEE Trans. Circuits Syst. Video Technol. 27(12), 2714–2725 (2017) Masera, M., Martina, M., Masera, G.: Adaptive approximated DCT architectures for HEVC. IEEE Trans. Circuits Syst. Video Technol. 27(12), 2714–2725 (2017)
8.
Zurück zum Zitat Dhandapani, V.A., Ramachandran, S.: Area and power efficient DCT architecture for image compression. EURASIP J. Adv. Signal Process. 180(1), 1–9 (2014) Dhandapani, V.A., Ramachandran, S.: Area and power efficient DCT architecture for image compression. EURASIP J. Adv. Signal Process. 180(1), 1–9 (2014)
9.
Zurück zum Zitat Gonzalez, R.C., Woods, R.E., Masters, B.R.: Digital Image Processing 3rd edn. (2009). J. Biomed. Opt. 14(2), 029901CrossRef Gonzalez, R.C., Woods, R.E., Masters, B.R.: Digital Image Processing 3rd edn. (2009). J. Biomed. Opt. 14(2), 029901CrossRef
10.
Zurück zum Zitat El-Banna, H., El-Fattah, A.A., Fakhr, W.: An efficient implementation of the 1D DCT using FPGA technology. In: Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No. 03CH37442), pp. 278–281. IEEE (2003) El-Banna, H., El-Fattah, A.A., Fakhr, W.: An efficient implementation of the 1D DCT using FPGA technology. In: Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No. 03CH37442), pp. 278–281. IEEE (2003)
11.
Zurück zum Zitat Patiño, A.M., Peiró, M.M., Ballester, F., Paya, G.: 2D-DCT on FPGA by polynomial transformation in two-dimensions. In: 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512), vol. 3, pp. III-365. IEEE (2004) Patiño, A.M., Peiró, M.M., Ballester, F., Paya, G.: 2D-DCT on FPGA by polynomial transformation in two-dimensions. In: 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512), vol. 3, pp. III-365. IEEE (2004)
12.
Zurück zum Zitat Trainor, D.W., Heron, J.P., Woods, R.F.: Implementation of the 2D DCT using a Xilinx XC6264 FPGA. In: 1997 IEEE Workshop on Signal Processing Systems. SiPS 1997 Design and Implementation formerly VLSI Signal Processing, pp. 541–550. IEEE (1997) Trainor, D.W., Heron, J.P., Woods, R.F.: Implementation of the 2D DCT using a Xilinx XC6264 FPGA. In: 1997 IEEE Workshop on Signal Processing Systems. SiPS 1997 Design and Implementation formerly VLSI Signal Processing, pp. 541–550. IEEE (1997)
13.
Zurück zum Zitat Edirisuriya, A., Madanayake, A., Dimitrov, V.S., Cintra, R.J., Adikari, J.: VLSI architecture for 8-point AI-based Arai DCT having low area-time complexity and power at improved accuracy. J. Low Power Electron. Appl. 2(2), 127–142 (2012)CrossRef Edirisuriya, A., Madanayake, A., Dimitrov, V.S., Cintra, R.J., Adikari, J.: VLSI architecture for 8-point AI-based Arai DCT having low area-time complexity and power at improved accuracy. J. Low Power Electron. Appl. 2(2), 127–142 (2012)CrossRef
14.
Zurück zum Zitat Kitsos, P., Voros, N.S., Dagiuklas, T., Skodras, A.N.: A high speed FPGA implementation of the 2D DCT for ultra high definition video coding. In: 2013 18th International Conference on Digital Signal Processing (DSP), pp. 1–5. IEEE (2013) Kitsos, P., Voros, N.S., Dagiuklas, T., Skodras, A.N.: A high speed FPGA implementation of the 2D DCT for ultra high definition video coding. In: 2013 18th International Conference on Digital Signal Processing (DSP), pp. 1–5. IEEE (2013)
15.
Zurück zum Zitat Khayam, S.A.: The discrete cosine transform (DCT): theory and application, Department of Electrical and Computer Engineering, Michigan State University, Lansing, MI, USA, Technical report, ECE, pp. 602–802 (2003) Khayam, S.A.: The discrete cosine transform (DCT): theory and application, Department of Electrical and Computer Engineering, Michigan State University, Lansing, MI, USA, Technical report, ECE, pp. 602–802 (2003)
16.
Zurück zum Zitat Jridi, M., Meher, P.K.: Scalable approximate DCT architectures for efficient HEVC-compliant video coding. IEEE Trans. Circuits Syst. Video Technol. 27(8), 1815–1825 (2017)CrossRef Jridi, M., Meher, P.K.: Scalable approximate DCT architectures for efficient HEVC-compliant video coding. IEEE Trans. Circuits Syst. Video Technol. 27(8), 1815–1825 (2017)CrossRef
Metadaten
Titel
Hardware Design of 8 × 8 and 16 × 16 2D Discrete Cosine Transform with N/2 Equations for Image Compression
verfasst von
Nikhil C. Bichwe
Rahul Kumar Chaurasiya
Copyright-Jahr
2020
DOI
https://doi.org/10.1007/978-3-030-39875-0_26